| /linux/drivers/gpu/drm/amd/amdkfd/ |
| H A D | kfd_pm4_headers.h | 75 uint32_t sh_mem_bases; member
125 uint32_t sh_mem_bases; member
|
| H A D | kfd_pm4_headers_aldebaran.h | 54 uint32_t sh_mem_bases; member
|
| H A D | kfd_pm4_headers_vi.h | 172 uint32_t sh_mem_bases; member
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | amdgpu_amdkfd_gfx_v7.c | 81 uint32_t sh_mem_bases, uint32_t inst) in kgd_program_sh_mem_settings() argument
88 WREG32(mmSH_MEM_BASES, sh_mem_bases); in kgd_program_sh_mem_settings()
|
| H A D | amdgpu_amdkfd_gfx_v8.c | 75 uint32_t sh_mem_bases, uint32_t inst) in kgd_program_sh_mem_settings() argument
82 WREG32(mmSH_MEM_BASES, sh_mem_bases); in kgd_program_sh_mem_settings()
|
| H A D | amdgpu_amdkfd_gfx_v10_3.c | 84 uint32_t sh_mem_bases, uint32_t inst) in program_sh_mem_settings_v10_3() argument
89 WREG32_SOC15(GC, 0, mmSH_MEM_BASES, sh_mem_bases); in program_sh_mem_settings_v10_3()
|
| H A D | amdgpu_amdkfd_gfx_v10.c | 84 uint32_t sh_mem_bases, uint32_t inst) in kgd_program_sh_mem_settings() argument
89 WREG32_SOC15(GC, 0, mmSH_MEM_BASES, sh_mem_bases); in kgd_program_sh_mem_settings()
|
| H A D | amdgpu_amdkfd_gfx_v9.c | 90 uint32_t sh_mem_bases, uint32_t inst) in kgd_gfx_v9_program_sh_mem_settings() argument
95 WREG32_SOC15_RLC(GC, GET_INST(GC, inst), mmSH_MEM_BASES, sh_mem_bases); in kgd_gfx_v9_program_sh_mem_settings()
|
| H A D | gfx_v12_1.c | 1713 uint32_t sh_mem_bases; in gfx_v12_1_xcc_init_compute_vmid() local
1721 sh_mem_bases = REG_SET_FIELD(0, SH_MEM_BASES, PRIVATE_BASE, in gfx_v12_1_xcc_init_compute_vmid()
1723 sh_mem_bases = REG_SET_FIELD(sh_mem_bases, SH_MEM_BASES, SHARED_BASE, in gfx_v12_1_xcc_init_compute_vmid()
1731 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regSH_MEM_BASES, sh_mem_bases); in gfx_v12_1_xcc_init_compute_vmid()
|
| H A D | gfx_v9_4_3.c | 1155 uint32_t sh_mem_bases; in gfx_v9_4_3_xcc_init_compute_vmid() local
1164 sh_mem_bases = DEFAULT_SH_MEM_BASES | (DEFAULT_SH_MEM_BASES << 16); in gfx_v9_4_3_xcc_init_compute_vmid()
1175 WREG32_SOC15_RLC(GC, GET_INST(GC, xcc_id), regSH_MEM_BASES, sh_mem_bases); in gfx_v9_4_3_xcc_init_compute_vmid()
|
| H A D | gfx_v9_0.c | 2594 uint32_t sh_mem_bases; in gfx_v9_0_init_compute_vmid() local
2602 sh_mem_bases = DEFAULT_SH_MEM_BASES | (DEFAULT_SH_MEM_BASES << 16); in gfx_v9_0_init_compute_vmid()
2613 WREG32_SOC15_RLC(GC, 0, mmSH_MEM_BASES, sh_mem_bases); in gfx_v9_0_init_compute_vmid()
|
| H A D | gfx_v10_0.c | 5202 uint32_t sh_mem_bases; in gfx_v10_0_init_compute_vmid() local
5210 sh_mem_bases = DEFAULT_SH_MEM_BASES | (DEFAULT_SH_MEM_BASES << 16); in gfx_v10_0_init_compute_vmid()
5217 WREG32_SOC15(GC, 0, mmSH_MEM_BASES, sh_mem_bases); in gfx_v10_0_init_compute_vmid()
|