Home
last modified time | relevance | path

Searched refs:set_rate_and_parent (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/clk/ti/
H A Ddpll.c31 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
54 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
67 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
104 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
116 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
128 .set_rate_and_parent = &omap3_dpll4_set_rate_and_parent,
/linux/drivers/clk/qcom/
H A Dclk-rcg2.c642 .set_rate_and_parent = clk_rcg2_set_rate_and_parent,
655 .set_rate_and_parent = clk_rcg2_set_floor_rate_and_parent,
668 .set_rate_and_parent = clk_rcg2_fm_set_rate_and_parent,
803 .set_rate_and_parent = clk_edp_pixel_set_rate_and_parent,
861 .set_rate_and_parent = clk_byte_set_rate_and_parent,
931 .set_rate_and_parent = clk_byte2_set_rate_and_parent,
1022 .set_rate_and_parent = clk_pixel_set_rate_and_parent,
1136 .set_rate_and_parent = clk_gfx3d_set_rate_and_parent,
1373 .set_rate_and_parent = clk_rcg2_shared_set_rate_and_parent,
1385 .set_rate_and_parent = clk_rcg2_shared_set_floor_rate_and_parent,
[all …]
H A Dclk-rcg.c862 .set_rate_and_parent = clk_rcg_bypass2_set_rate_and_parent,
874 .set_rate_and_parent = clk_rcg_pixel_set_rate_and_parent,
886 .set_rate_and_parent = clk_rcg_esc_set_rate_and_parent,
910 .set_rate_and_parent = clk_dyn_rcg_set_rate_and_parent,
H A Dclk-regmap-mux-div.c227 .set_rate_and_parent = mux_div_set_rate_and_parent,
/linux/drivers/clk/tegra/
H A Dclk-tegra20-emc.c220 .set_rate_and_parent = emc_set_rate_and_parent,
/linux/drivers/clk/mmp/
H A Dclk-mix.c431 .set_rate_and_parent = mmp_clk_mix_set_rate_and_parent,
/linux/drivers/clk/
H A Dclk-composite.c311 clk_composite_ops->set_rate_and_parent = in __clk_hw_register_composite()
H A Dclk.c2433 if (core->ops->set_rate_and_parent) { in clk_change_rate()
2435 core->ops->set_rate_and_parent(core->hw, core->new_rate, in clk_change_rate()
3954 if (core->ops->set_rate_and_parent && in __clk_core_init()
/linux/Documentation/driver-api/
H A Dclk.rst90 int (*set_rate_and_parent)(struct clk_hw *hw,
/linux/drivers/clk/microchip/
H A Dclk-core.c553 .set_rate_and_parent = roclk_set_rate_and_parent,
/linux/include/linux/
H A Dclk-provider.h255 int (*set_rate_and_parent)(struct clk_hw *hw, member