Home
last modified time | relevance | path

Searched refs:set_rate (Results 1 – 25 of 215) sorted by relevance

123456789

/linux/drivers/clk/ti/
H A Ddpll.c28 .set_rate = &omap3_noncore_dpll_set_rate,
50 .set_rate = &omap3_noncore_dpll_set_rate,
62 .set_rate = &omap3_noncore_dpll_set_rate,
81 .set_rate = &omap2_reprogram_dpllcore,
99 .set_rate = &omap3_noncore_dpll_set_rate,
110 .set_rate = &omap3_dpll5_set_rate,
121 .set_rate = &omap3_dpll4_set_rate,
/linux/drivers/sh/clk/
H A Dcpg.c185 .set_rate = sh_clk_div_set_rate,
191 .set_rate = sh_clk_div_set_rate,
318 .set_rate = sh_clk_div_set_rate,
370 .set_rate = sh_clk_div_set_rate,
450 .set_rate = fsidiv_set_rate,
H A Dcore.c490 if (likely(clk->ops && clk->ops->set_rate)) { in clk_set_rate()
491 ret = clk->ops->set_rate(clk, rate); in clk_set_rate()
583 if (likely(clkp->ops->set_rate)) in clks_core_resume()
584 clkp->ops->set_rate(clkp, rate); in clks_core_resume()
/linux/drivers/clk/mvebu/
H A Dclk-corediv.c205 .set_rate = clk_corediv_set_rate,
221 .set_rate = clk_corediv_set_rate,
234 .set_rate = clk_corediv_set_rate,
246 .set_rate = clk_corediv_set_rate,
/linux/drivers/clk/mxs/
H A Dclk-div.c57 ret = div->ops->set_rate(&div->divider.hw, rate, parent_rate); in clk_div_set_rate()
67 .set_rate = clk_div_set_rate,
/linux/drivers/clk/st/
H A Dclk-flexgen.c185 clk_divider_ops.set_rate(pdiv_hw, parent_rate, parent_rate); in flexgen_set_rate()
186 ret = clk_divider_ops.set_rate(fdiv_hw, rate, rate * div); in flexgen_set_rate()
188 clk_divider_ops.set_rate(fdiv_hw, parent_rate, parent_rate); in flexgen_set_rate()
189 ret = clk_divider_ops.set_rate(pdiv_hw, rate, rate * div); in flexgen_set_rate()
203 .set_rate = flexgen_set_rate,
/linux/drivers/clk/tegra/
H A Dclk-periph.c69 return div_ops->set_rate(div_hw, rate, parent_rate); in clk_periph_set_rate()
134 .set_rate = clk_periph_set_rate,
158 .set_rate = clk_periph_set_rate,
H A Dclk-tegra-super-cclk.c46 return tegra_clk_super_ops.set_rate(hw, rate, parent_rate); in cclk_super_set_rate()
121 .set_rate = cclk_super_set_rate,
H A Dclk-audio-sync.c42 .set_rate = clk_sync_source_set_rate,
H A Dclk-super.c175 return super->div_ops->set_rate(div_hw, rate, parent_rate); in clk_super_set_rate()
195 .set_rate = clk_super_set_rate,
H A Dclk-tegra210-emc.c234 err = provider->set_rate(dev, config); in tegra210_clk_emc_set_rate()
271 .set_rate = tegra210_clk_emc_set_rate,
/linux/drivers/clk/qcom/
H A Dclk-rcg.c829 .set_rate = clk_rcg_set_rate,
840 .set_rate = clk_rcg_set_floor_rate,
851 .set_rate = clk_rcg_bypass_set_rate,
862 .set_rate = clk_rcg_bypass2_set_rate,
874 .set_rate = clk_rcg_pixel_set_rate,
886 .set_rate = clk_rcg_esc_set_rate,
898 .set_rate = clk_rcg_lcc_set_rate,
910 .set_rate = clk_dyn_rcg_set_rate,
/linux/drivers/clk/imx/
H A Dclk-pllv3.c157 .set_rate = clk_pllv3_set_rate,
214 .set_rate = clk_pllv3_sys_set_rate,
305 .set_rate = clk_pllv3_av_set_rate,
401 .set_rate = clk_pllv3_vf610_set_rate,
H A Dclk-busy.c63 ret = busy->div_ops->set_rate(&busy->div.hw, rate, parent_rate); in clk_busy_divider_set_rate()
73 .set_rate = clk_busy_divider_set_rate,
H A Dclk-scu.c440 .set_rate = clk_scu_set_rate,
450 .set_rate = clk_scu_atf_set_cpu_rate,
458 .set_rate = clk_scu_set_rate,
787 .set_rate = clk_gpr_div_scu_set_rate,
/linux/drivers/clk/ux500/
H A Dclk-prcmu.c163 .set_rate = clk_prcmu_set_rate,
175 .set_rate = clk_prcmu_set_rate,
193 .set_rate = clk_prcmu_set_rate,
/linux/include/linux/phy/
H A Dphy-dp.h76 u8 set_rate : 1; member
/linux/include/linux/qed/
H A Dqed_iov_if.h28 int (*set_rate) (struct qed_dev *cdev, int vfid, member
/linux/sound/soc/codecs/
H A Dtlv320aic32x4-clk.c271 .set_rate = clk_aic32x4_pll_set_rate,
365 .set_rate = clk_aic32x4_div_set_rate,
393 .set_rate = clk_aic32x4_div_set_rate,
/linux/drivers/clk/at91/
H A Dclk-usb.c181 .set_rate = at91sam9x5_clk_usb_set_rate,
219 .set_rate = at91sam9x5_clk_usb_set_rate,
390 .set_rate = at91rm9200_clk_usb_set_rate,
H A Dclk-audio-pll.c436 .set_rate = clk_audio_pll_frac_set_rate,
444 .set_rate = clk_audio_pll_pad_set_rate,
452 .set_rate = clk_audio_pll_pmc_set_rate,
/linux/sound/usb/6fire/
H A Dcontrol.h31 int (*set_rate)(struct control_runtime *rt, int rate); member
/linux/drivers/clk/sifive/
H A Dfu540-prci.h51 .set_rate = sifive_prci_wrpll_set_rate,
/linux/drivers/clk/sprd/
H A Dcomposite.c57 .set_rate = sprd_comp_set_rate,
/linux/drivers/clk/
H A Dclk-highbank.c191 .set_rate = clk_pll_set_rate,
263 .set_rate = clk_periclk_set_rate,

123456789