Home
last modified time | relevance | path

Searched refs:se_num (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dsoc21.c309 static uint32_t soc21_read_indexed_register(struct amdgpu_device *adev, u32 se_num, in soc21_read_indexed_register() argument
315 if (se_num != 0xffffffff || sh_num != 0xffffffff) in soc21_read_indexed_register()
316 amdgpu_gfx_select_se_sh(adev, se_num, sh_num, 0xffffffff, 0); in soc21_read_indexed_register()
320 if (se_num != 0xffffffff || sh_num != 0xffffffff) in soc21_read_indexed_register()
327 bool indexed, u32 se_num, in soc21_get_register_value() argument
331 return soc21_read_indexed_register(adev, se_num, sh_num, reg_offset); in soc21_get_register_value()
339 static int soc21_read_register(struct amdgpu_device *adev, u32 se_num, in soc21_read_register() argument
356 se_num, sh_num, reg_offset); in soc21_read_register()
H A Dsoc15.c404 static uint32_t soc15_read_indexed_register(struct amdgpu_device *adev, u32 se_num, in soc15_read_indexed_register() argument
410 if (se_num != 0xffffffff || sh_num != 0xffffffff) in soc15_read_indexed_register()
411 amdgpu_gfx_select_se_sh(adev, se_num, sh_num, 0xffffffff, 0); in soc15_read_indexed_register()
415 if (se_num != 0xffffffff || sh_num != 0xffffffff) in soc15_read_indexed_register()
422 bool indexed, u32 se_num, in soc15_get_register_value() argument
426 return soc15_read_indexed_register(adev, se_num, sh_num, reg_offset); in soc15_get_register_value()
436 static int soc15_read_register(struct amdgpu_device *adev, u32 se_num, in soc15_read_register() argument
453 se_num, sh_num, reg_offset); in soc15_read_register()
H A Dgfx_v9_0.h29 void gfx_v9_0_select_se_sh(struct amdgpu_device *adev, u32 se_num, u32 sh_num,
H A Damdgpu_kms.c879 unsigned int se_num = (info->read_mmr_reg.instance >> in amdgpu_info_ioctl() local
892 if (se_num == AMDGPU_INFO_MMR_SE_INDEX_MASK) { in amdgpu_info_ioctl()
893 se_num = 0xffffffff; in amdgpu_info_ioctl()
894 } else if (se_num >= AMDGPU_GFX_MAX_SE) { in amdgpu_info_ioctl()
921 if (amdgpu_asic_read_register(adev, se_num, sh_num, in amdgpu_info_ioctl()
H A Damdgpu.h606 int (*read_register)(struct amdgpu_device *adev, u32 se_num,
H A Dgfx_v12_0.c277 static void gfx_v12_0_select_se_sh(struct amdgpu_device *adev, u32 se_num,
1667 static void gfx_v12_0_select_se_sh(struct amdgpu_device *adev, u32 se_num, in gfx_v12_0_select_se_sh() argument
1679 if (se_num == 0xffffffff) in gfx_v12_0_select_se_sh()
1683 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_INDEX, se_num); in gfx_v12_0_select_se_sh()