Searched refs:sdma_cntl (Results 1 – 6 of 6) sorted by relevance
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | sdma_v4_4_2.c | 493 u32 rb_cntl, ib_cntl, sdma_cntl; in sdma_v4_4_2_inst_gfx_stop() local 505 sdma_cntl = RREG32_SDMA(i, regSDMA_CNTL); in sdma_v4_4_2_inst_gfx_stop() 506 sdma_cntl = REG_SET_FIELD(sdma_cntl, SDMA_CNTL, UTC_L1_ENABLE, 0); in sdma_v4_4_2_inst_gfx_stop() 507 WREG32_SDMA(i, regSDMA_CNTL, sdma_cntl); in sdma_v4_4_2_inst_gfx_stop() 1772 u32 sdma_cntl; in sdma_v4_4_2_set_trap_irq_state() local 1774 sdma_cntl = RREG32_SDMA(type, regSDMA_CNTL); in sdma_v4_4_2_set_trap_irq_state() 1775 sdma_cntl = REG_SET_FIELD(sdma_cntl, SDMA_CNTL, TRAP_ENABLE, in sdma_v4_4_2_set_trap_irq_state() 1777 WREG32_SDMA(type, regSDMA_CNTL, sdma_cntl); in sdma_v4_4_2_set_trap_irq_state() 1871 u32 sdma_cntl; in sdma_v4_4_2_set_ecc_irq_state() local 1873 sdma_cntl = RREG32_SDMA(type, regSDMA_CNTL); in sdma_v4_4_2_set_ecc_irq_state() [all …]
|
| H A D | sdma_v7_0.c | 1532 u32 sdma_cntl; in sdma_v7_0_set_trap_irq_state() local 1536 sdma_cntl = RREG32(reg_offset); in sdma_v7_0_set_trap_irq_state() 1537 sdma_cntl = REG_SET_FIELD(sdma_cntl, SDMA0_CNTL, TRAP_ENABLE, in sdma_v7_0_set_trap_irq_state() 1539 WREG32(reg_offset, sdma_cntl); in sdma_v7_0_set_trap_irq_state()
|
| H A D | sdma_v7_1.c | 1496 u32 sdma_cntl; in sdma_v7_1_set_trap_irq_state() local 1500 sdma_cntl = RREG32(reg_offset); in sdma_v7_1_set_trap_irq_state() 1501 sdma_cntl = REG_SET_FIELD(sdma_cntl, SDMA0_SDMA_CNTL, TRAP_ENABLE, in sdma_v7_1_set_trap_irq_state() 1503 WREG32(reg_offset, sdma_cntl); in sdma_v7_1_set_trap_irq_state()
|
| H A D | sdma_v6_0.c | 1599 u32 sdma_cntl; in sdma_v6_0_set_trap_irq_state() local 1604 sdma_cntl = RREG32(reg_offset); in sdma_v6_0_set_trap_irq_state() 1605 sdma_cntl = REG_SET_FIELD(sdma_cntl, SDMA0_CNTL, TRAP_ENABLE, in sdma_v6_0_set_trap_irq_state() 1607 WREG32(reg_offset, sdma_cntl); in sdma_v6_0_set_trap_irq_state()
|
| H A D | sdma_v5_0.c | 1686 u32 sdma_cntl; in sdma_v5_0_set_trap_irq_state() local 1693 sdma_cntl = RREG32(reg_offset); in sdma_v5_0_set_trap_irq_state() 1694 sdma_cntl = REG_SET_FIELD(sdma_cntl, SDMA0_CNTL, TRAP_ENABLE, in sdma_v5_0_set_trap_irq_state() 1696 WREG32(reg_offset, sdma_cntl); in sdma_v5_0_set_trap_irq_state()
|
| H A D | sdma_v5_2.c | 1598 u32 sdma_cntl; in sdma_v5_2_set_trap_irq_state() local 1602 sdma_cntl = RREG32(reg_offset); in sdma_v5_2_set_trap_irq_state() 1603 sdma_cntl = REG_SET_FIELD(sdma_cntl, SDMA0_CNTL, TRAP_ENABLE, in sdma_v5_2_set_trap_irq_state() 1605 WREG32(reg_offset, sdma_cntl); in sdma_v5_2_set_trap_irq_state()
|