Home
last modified time | relevance | path

Searched refs:scl_data (Results 1 – 25 of 28) sorted by relevance

12

/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn401/
H A Ddcn401_dpp_dscl.c282 const struct scaler_data *scl_data, in dpp401_dscl_set_scl_filter() argument
290 uint32_t h_2tap_sharp_factor = scl_data->sharpness.horz; in dpp401_dscl_set_scl_filter()
291 uint32_t v_2tap_sharp_factor = scl_data->sharpness.vert; in dpp401_dscl_set_scl_filter()
299 filter_h = scl_data->dscl_prog_data.filter_h; in dpp401_dscl_set_scl_filter()
300 filter_v = scl_data->dscl_prog_data.filter_v; in dpp401_dscl_set_scl_filter()
302 filter_h_c = scl_data->dscl_prog_data.filter_h_c; in dpp401_dscl_set_scl_filter()
303 filter_v_c = scl_data->dscl_prog_data.filter_v_c; in dpp401_dscl_set_scl_filter()
307 scl_data->taps.h_taps, scl_data->ratios.horz); in dpp401_dscl_set_scl_filter()
309 scl_data->taps.v_taps, scl_data->ratios.vert); in dpp401_dscl_set_scl_filter()
312 scl_data->taps.h_taps_c, scl_data->ratios.horz_c); in dpp401_dscl_set_scl_filter()
[all …]
H A Ddcn401_dpp.c284 const struct scaler_data *scl_data, in dscl401_calc_lb_num_partitions() argument
292 int line_size = scl_data->viewport.width < scl_data->recout.width ? in dscl401_calc_lb_num_partitions()
293 scl_data->viewport.width : scl_data->recout.width; in dscl401_calc_lb_num_partitions()
294 int line_size_c = scl_data->viewport_c.width < scl_data->recout.width ? in dscl401_calc_lb_num_partitions()
295 scl_data->viewport_c.width : scl_data->recout.width; in dscl401_calc_lb_num_partitions()
316 if (scl_data->viewport.width == scl_data->h_active && in dscl401_calc_lb_num_partitions()
317 scl_data->viewport.height == scl_data->v_active) { in dscl401_calc_lb_num_partitions()
330 if (scl_data->viewport.width == scl_data->h_active && in dscl401_calc_lb_num_partitions()
331 scl_data->viewport.height == scl_data->v_active) { in dscl401_calc_lb_num_partitions()
346 if (scl_data->lb_params.alpha_en in dscl401_calc_lb_num_partitions()
[all …]
H A Ddcn401_dpp.h669 struct scaler_data scl_data; member
682 const struct scaler_data *scl_data);
710 const struct scaler_data *scl_data,
717 const struct spl_scaler_data *scl_data,
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn32/
H A Ddcn32_dpp.c35 const struct scaler_data *scl_data, in dscl32_calc_lb_num_partitions() argument
43 int line_size = scl_data->viewport.width < scl_data->recout.width ? in dscl32_calc_lb_num_partitions()
44 scl_data->viewport.width : scl_data->recout.width; in dscl32_calc_lb_num_partitions()
45 int line_size_c = scl_data->viewport_c.width < scl_data->recout.width ? in dscl32_calc_lb_num_partitions()
46 scl_data->viewport_c.width : scl_data->recout.width; in dscl32_calc_lb_num_partitions()
67 if (scl_data->viewport.width == scl_data->h_active && in dscl32_calc_lb_num_partitions()
68 scl_data->viewport.height == scl_data->v_active) { in dscl32_calc_lb_num_partitions()
81 if (scl_data->viewport.width == scl_data->h_active && in dscl32_calc_lb_num_partitions()
82 scl_data->viewport.height == scl_data->v_active) { in dscl32_calc_lb_num_partitions()
97 if (scl_data->lb_params.alpha_en in dscl32_calc_lb_num_partitions()
[all …]
H A Ddcn32_dpp.h41 const struct spl_scaler_data *scl_data,
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn201/
H A Ddcn201_dpp.c192 struct scaler_data *scl_data, in dpp201_get_optimal_number_of_taps() argument
196 if (scl_data->viewport.width != scl_data->h_active && in dpp201_get_optimal_number_of_taps()
197 scl_data->viewport.height != scl_data->v_active && in dpp201_get_optimal_number_of_taps()
199 scl_data->format == PIXEL_FORMAT_FP16) in dpp201_get_optimal_number_of_taps()
202 if (scl_data->viewport.width > scl_data->h_active && in dpp201_get_optimal_number_of_taps()
204 scl_data->viewport.width > dpp->ctx->dc->debug.max_downscale_src_width) in dpp201_get_optimal_number_of_taps()
208 if (scl_data->ratios.horz.value == (8ll << 32)) in dpp201_get_optimal_number_of_taps()
209 scl_data->ratios.horz.value--; in dpp201_get_optimal_number_of_taps()
210 if (scl_data->ratios.vert.value == (8ll << 32)) in dpp201_get_optimal_number_of_taps()
211 scl_data->ratios.vert.value--; in dpp201_get_optimal_number_of_taps()
[all …]
H A Ddcn201_dpp.h72 struct scaler_data scl_data; member
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn10/
H A Ddcn10_dpp_dscl.c280 const struct scaler_data *scl_data, in dpp1_dscl_set_scl_filter() argument
287 uint32_t h_2tap_sharp_factor = scl_data->sharpness.horz; in dpp1_dscl_set_scl_filter()
288 uint32_t v_2tap_sharp_factor = scl_data->sharpness.vert; in dpp1_dscl_set_scl_filter()
295 h_2tap_hardcode_coef_en = scl_data->taps.h_taps < 3 in dpp1_dscl_set_scl_filter()
296 && scl_data->taps.h_taps_c < 3 in dpp1_dscl_set_scl_filter()
297 && (scl_data->taps.h_taps > 1 && scl_data->taps.h_taps_c > 1); in dpp1_dscl_set_scl_filter()
298 v_2tap_hardcode_coef_en = scl_data->taps.v_taps < 3 in dpp1_dscl_set_scl_filter()
299 && scl_data->taps.v_taps_c < 3 in dpp1_dscl_set_scl_filter()
300 && (scl_data->taps.v_taps > 1 && scl_data->taps.v_taps_c > 1); in dpp1_dscl_set_scl_filter()
317 scl_data->taps.h_taps, scl_data->ratios.horz); in dpp1_dscl_set_scl_filter()
[all …]
H A Ddcn10_dpp.c126 struct scaler_data *scl_data, in dpp1_get_optimal_number_of_taps() argument
130 if (scl_data->format == PIXEL_FORMAT_FP16 && in dpp1_get_optimal_number_of_taps()
132 scl_data->ratios.horz.value != dc_fixpt_one.value && in dpp1_get_optimal_number_of_taps()
133 scl_data->ratios.vert.value != dc_fixpt_one.value) in dpp1_get_optimal_number_of_taps()
136 if (scl_data->viewport.width > scl_data->h_active && in dpp1_get_optimal_number_of_taps()
138 scl_data->viewport.width > dpp->ctx->dc->debug.max_downscale_src_width) in dpp1_get_optimal_number_of_taps()
144 if (scl_data->ratios.horz.value == (4ll << 32)) in dpp1_get_optimal_number_of_taps()
145 scl_data->ratios.horz.value--; in dpp1_get_optimal_number_of_taps()
146 if (scl_data->ratios.vert.value == (4ll << 32)) in dpp1_get_optimal_number_of_taps()
147 scl_data->ratios.vert.value--; in dpp1_get_optimal_number_of_taps()
[all …]
H A Ddcn10_dpp.h1372 struct scaler_data scl_data; member
1403 const struct scaler_data *scl_data,
1495 const struct scaler_data *scl_data);
1516 struct scaler_data *scl_data,
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn20/
H A Ddcn20_dpp.c261 const struct scaler_data *scl_data, in dscl2_calc_lb_num_partitions() argument
269 int line_size = scl_data->viewport.width < scl_data->recout.width ? in dscl2_calc_lb_num_partitions()
270 scl_data->viewport.width : scl_data->recout.width; in dscl2_calc_lb_num_partitions()
271 int line_size_c = scl_data->viewport_c.width < scl_data->recout.width ? in dscl2_calc_lb_num_partitions()
272 scl_data->viewport_c.width : scl_data->recout.width; in dscl2_calc_lb_num_partitions()
306 if (scl_data->lb_params.alpha_en in dscl2_calc_lb_num_partitions()
438 const struct spl_scaler_data *scl_data, in dscl2_spl_calc_lb_num_partitions() argument
446 int line_size = scl_data->viewport.width < scl_data->recout.width ? in dscl2_spl_calc_lb_num_partitions()
447 scl_data->viewport.width : scl_data->recout.width; in dscl2_spl_calc_lb_num_partitions()
448 int line_size_c = scl_data->viewport_c.width < scl_data->recout.width ? in dscl2_spl_calc_lb_num_partitions()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn30/
H A Ddcn30_dpp.c420 struct scaler_data *scl_data, in dpp3_get_optimal_number_of_taps() argument
428 if (scl_data->viewport.width > scl_data->h_active && in dpp3_get_optimal_number_of_taps()
430 scl_data->viewport.width > dpp->ctx->dc->debug.max_downscale_src_width) in dpp3_get_optimal_number_of_taps()
439 if (dc_fixpt_ceil(scl_data->ratios.horz) > 1) in dpp3_get_optimal_number_of_taps()
440 scl_data->taps.h_taps = min(2 * dc_fixpt_ceil(scl_data->ratios.horz), 8); in dpp3_get_optimal_number_of_taps()
442 scl_data->taps.h_taps = 4; in dpp3_get_optimal_number_of_taps()
444 scl_data->taps.h_taps = in_taps->h_taps; in dpp3_get_optimal_number_of_taps()
446 if (dc_fixpt_ceil(scl_data->ratios.vert) > 1) in dpp3_get_optimal_number_of_taps()
447 scl_data->taps.v_taps = min(dc_fixpt_ceil(dc_fixpt_mul_int(scl_data->ratios.vert, 2)), 8); in dpp3_get_optimal_number_of_taps()
449 scl_data->taps.v_taps = 4; in dpp3_get_optimal_number_of_taps()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dce60/
H A Ddce60_hw_sequencer.c151 default_adjust.surface_pixel_format = pipe_ctx->plane_res.scl_data.format; in dce60_set_default_colors()
158 default_adjust.lb_color_depth = pipe_ctx->plane_res.scl_data.lb_params.depth; in dce60_set_default_colors()
202 switch (pipe_ctx->plane_res.scl_data.format) { in dce60_get_surface_visual_confirm_color()
248 pipe_ctx->plane_res.scl_data.lb_params.depth, in dce60_program_scaler()
266 &pipe_ctx->plane_res.scl_data); in dce60_program_scaler()
312 pipe_ctx->plane_res.scl_data.lb_params.alpha_en = pipe_ctx->bottom_pipe != 0; in dce60_program_front_end_for_pipe()
371 pipe_ctx->plane_res.scl_data.viewport.width, in dce60_program_front_end_for_pipe()
372 pipe_ctx->plane_res.scl_data.viewport.height, in dce60_program_front_end_for_pipe()
373 pipe_ctx->plane_res.scl_data.viewport.x, in dce60_program_front_end_for_pipe()
374 pipe_ctx->plane_res.scl_data.viewport.y, in dce60_program_front_end_for_pipe()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_transform.c1165 struct scaler_data *scl_data, in dce_transform_get_optimal_number_of_taps() argument
1169 int pixel_width = scl_data->viewport.width; in dce_transform_get_optimal_number_of_taps()
1173 (scl_data->viewport.width > scl_data->recout.width)) in dce_transform_get_optimal_number_of_taps()
1174 pixel_width = scl_data->recout.width; in dce_transform_get_optimal_number_of_taps()
1178 scl_data->lb_params.depth, in dce_transform_get_optimal_number_of_taps()
1194 scl_data->taps.h_taps = decide_taps(scl_data->ratios.horz, in_taps->h_taps, false); in dce_transform_get_optimal_number_of_taps()
1195 scl_data->taps.v_taps = decide_taps(scl_data->ratios.vert, in_taps->v_taps, false); in dce_transform_get_optimal_number_of_taps()
1196 scl_data->taps.h_taps_c = decide_taps(scl_data->ratios.horz_c, in_taps->h_taps, true); in dce_transform_get_optimal_number_of_taps()
1197 scl_data->taps.v_taps_c = decide_taps(scl_data->ratios.vert_c, in_taps->v_taps, true); in dce_transform_get_optimal_number_of_taps()
1199 if (!IDENTITY_RATIO(scl_data->ratios.vert)) { in dce_transform_get_optimal_number_of_taps()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml/calcs/
H A Ddcn_calcs.c341 input->src.viewport_width = pipe->plane_res.scl_data.viewport.width; in pipe_ctx_to_e2e_pipe_params()
342 input->src.viewport_height = pipe->plane_res.scl_data.viewport.height; in pipe_ctx_to_e2e_pipe_params()
343 input->src.data_pitch = pipe->plane_res.scl_data.viewport.width; in pipe_ctx_to_e2e_pipe_params()
344 input->src.data_pitch_c = pipe->plane_res.scl_data.viewport.width; in pipe_ctx_to_e2e_pipe_params()
398 input->scale_taps.htaps = pipe->plane_res.scl_data.taps.h_taps; in pipe_ctx_to_e2e_pipe_params()
399 input->scale_ratio_depth.hscl_ratio = pipe->plane_res.scl_data.ratios.horz.value/4294967296.0; in pipe_ctx_to_e2e_pipe_params()
400 input->scale_ratio_depth.vscl_ratio = pipe->plane_res.scl_data.ratios.vert.value/4294967296.0; in pipe_ctx_to_e2e_pipe_params()
401 input->scale_ratio_depth.vinit = pipe->plane_res.scl_data.inits.v.value/4294967296.0; in pipe_ctx_to_e2e_pipe_params()
404 input->scale_taps.vtaps = pipe->plane_res.scl_data.taps.v_taps; in pipe_ctx_to_e2e_pipe_params()
405 input->scale_taps.vtaps_c = pipe->plane_res.scl_data.taps.v_taps_c; in pipe_ctx_to_e2e_pipe_params()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dce110/
H A Ddce110_transform_v.c48 const struct scaler_data *scl_data, in calculate_viewport() argument
53 luma_viewport->x = scl_data->viewport.x - scl_data->viewport.x % 2; in calculate_viewport()
54 luma_viewport->y = scl_data->viewport.y - scl_data->viewport.y % 2; in calculate_viewport()
56 scl_data->viewport.width - scl_data->viewport.width % 2; in calculate_viewport()
58 scl_data->viewport.height - scl_data->viewport.height % 2; in calculate_viewport()
64 if (scl_data->format == PIXEL_FORMAT_420BPP8) { in calculate_viewport()
/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dtransform.h173 const struct scaler_data *scl_data);
182 struct scaler_data *scl_data,
286 const struct scaler_data *scl_data,
H A Ddpp.h227 const struct scaler_data *scl_data);
236 struct scaler_data *scl_data,
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
H A Ddcn10_hwseq.c2758 pipe_ctx->plane_res.scl_data.lb_params.alpha_en = per_pixel_alpha; in update_scaler()
2759 pipe_ctx->plane_res.scl_data.lb_params.depth = LB_PIXEL_DEPTH_36BPP; in update_scaler()
2762 pipe_ctx->plane_res.dpp, &pipe_ctx->plane_res.scl_data); in update_scaler()
2852 size.surface_size = pipe_ctx->plane_res.scl_data.viewport; in dcn10_update_dchubp_dpp()
2876 &pipe_ctx->plane_res.scl_data.viewport, in dcn10_update_dchubp_dpp()
2877 &pipe_ctx->plane_res.scl_data.viewport_c); in dcn10_update_dchubp_dpp()
3435 const struct scaler_data *scl_data = &pipe_ctx->plane_res.scl_data; in dcn10_can_pipe_disable_cursor() local
3436 struct rect r1 = scl_data->recout, r2, r2_half; in dcn10_can_pipe_disable_cursor()
3453 r2 = test_pipe->plane_res.scl_data.recout; in dcn10_can_pipe_disable_cursor()
3464 r2_half = split_pipe->plane_res.scl_data.recout; in dcn10_can_pipe_disable_cursor()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/hwss/dce110/
H A Ddce110_hwseq.c1486 pipe_ctx->plane_res.scl_data.lb_params.depth, in program_scaler()
1504 &pipe_ctx->plane_res.scl_data); in program_scaler()
1693 pipe_ctx->plane_res.scl_data.lb_params.alpha_en = pipe_ctx->bottom_pipe != NULL; in dce110_apply_single_controller_ctx_to_hw()
2520 default_adjust.surface_pixel_format = pipe_ctx->plane_res.scl_data.format; in set_default_colors()
2527 default_adjust.lb_color_depth = pipe_ctx->plane_res.scl_data.lb_params.depth; in set_default_colors()
2918 pipe_ctx->plane_res.scl_data.lb_params.alpha_en = pipe_ctx->bottom_pipe != NULL; in dce110_program_front_end_for_pipe()
2977 pipe_ctx->plane_res.scl_data.viewport.width, in dce110_program_front_end_for_pipe()
2978 pipe_ctx->plane_res.scl_data.viewport.height, in dce110_program_front_end_for_pipe()
2979 pipe_ctx->plane_res.scl_data.viewport.x, in dce110_program_front_end_for_pipe()
2980 pipe_ctx->plane_res.scl_data.viewport.y, in dce110_program_front_end_for_pipe()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/spl/
H A Ddc_spl_types.h416 struct spl_scaler_data scl_data; member
503 const struct spl_scaler_data *scl_data,
/linux/drivers/gpu/drm/amd/display/dc/dml2/
H A Ddml2_utils.c273 pipe_ctx->pipe_dlg_param.recout_height = pipe_ctx->plane_res.scl_data.recout.height; in populate_pipe_ctx_dlg_params_from_dml()
274 pipe_ctx->pipe_dlg_param.recout_width = pipe_ctx->plane_res.scl_data.recout.width; in populate_pipe_ctx_dlg_params_from_dml()
275 pipe_ctx->pipe_dlg_param.full_recout_height = pipe_ctx->plane_res.scl_data.recout.height; in populate_pipe_ctx_dlg_params_from_dml()
276 pipe_ctx->pipe_dlg_param.full_recout_width = pipe_ctx->plane_res.scl_data.recout.width; in populate_pipe_ctx_dlg_params_from_dml()
H A Ddml2_mall_phantom.c62 full_vp_width_blk_aligned = ((pipe->plane_res.scl_data.viewport.x + in dml2_helper_calculate_num_ways_for_subvp()
63 pipe->plane_res.scl_data.viewport.width + mblk_width - 1) / mblk_width * mblk_width) + in dml2_helper_calculate_num_ways_for_subvp()
64 (pipe->plane_res.scl_data.viewport.x / mblk_width * mblk_width); in dml2_helper_calculate_num_ways_for_subvp()
/linux/drivers/gpu/drm/amd/display/dc/basics/
H A Ddce_calcs.c2825 data->src_width[num_displays + 4] = bw_int_to_fixed(pipe[i].plane_res.scl_data.viewport.width); in populate_initial_data()
2827 data->src_height[num_displays + 4] = bw_int_to_fixed(pipe[i].plane_res.scl_data.viewport.height); in populate_initial_data()
2828 data->h_taps[num_displays + 4] = bw_int_to_fixed(pipe[i].plane_res.scl_data.taps.h_taps); in populate_initial_data()
2829 data->v_taps[num_displays + 4] = bw_int_to_fixed(pipe[i].plane_res.scl_data.taps.v_taps); in populate_initial_data()
2830 …data->h_scale_ratio[num_displays + 4] = fixed31_32_to_bw_fixed(pipe[i].plane_res.scl_data.ratios.h… in populate_initial_data()
2831 …data->v_scale_ratio[num_displays + 4] = fixed31_32_to_bw_fixed(pipe[i].plane_res.scl_data.ratios.v… in populate_initial_data()
2880 …data->src_height[num_displays * 2 + j] = bw_int_to_fixed(pipe[i].bottom_pipe->plane_res.scl_data.v… in populate_initial_data()
2881 …data->src_width[num_displays * 2 + j] = bw_int_to_fixed(pipe[i].bottom_pipe->plane_res.scl_data.vi… in populate_initial_data()
2884 …data->h_taps[num_displays * 2 + j] = bw_int_to_fixed(pipe[i].bottom_pipe->plane_res.scl_data.taps.… in populate_initial_data()
2885 …data->v_taps[num_displays * 2 + j] = bw_int_to_fixed(pipe[i].bottom_pipe->plane_res.scl_data.taps.… in populate_initial_data()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddc_dmub_srv.c997 const struct scaler_data *scl_data = &pipe_ctx->plane_res.scl_data; in dc_can_pipe_disable_cursor() local
998 struct rect r1 = scl_data->recout, r2, r2_half; in dc_can_pipe_disable_cursor()
1013 r2 = test_pipe->plane_res.scl_data.recout; in dc_can_pipe_disable_cursor()
1024 r2_half = split_pipe->plane_res.scl_data.recout; in dc_can_pipe_disable_cursor()

12