Home
last modified time | relevance | path

Searched refs:rxqaddr (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/net/ethernet/marvell/
H A Dsky2.c144 static const unsigned rxqaddr[] = { Q_R1, Q_R2 }; variable
1276 Q_ADDR(rxqaddr[sky2->port], Q_CSR), in rx_set_checksum()
1307 sky2_write32(hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR), in rx_set_rss()
1310 sky2_write32(hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR), in rx_set_rss()
1327 unsigned rxq = rxqaddr[sky2->port]; in sky2_rx_stop()
1522 unsigned rxq = rxqaddr[sky2->port]; in sky2_rx_start()
1684 sky2_ramset(hw, rxqaddr[port], 0, rxspace); in sky2_hw_up()
2425 sky2_write8(hw, RB_ADDR(rxqaddr[port], RB_CTRL), RB_ENA_OP_MD); in sky2_change_mtu()
2655 sky2_rx_update(netdev_priv(dev), rxqaddr[port]); in sky2_rx_done()
2682 sky2_write32(sky2->hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR), in sky2_rx_checksum()
[all …]
H A Dskge.c107 static const int rxqaddr[] = { Q_R1, Q_R2 }; variable
2605 skge_ramset(hw, rxqaddr[port], ram_addr, chunk); in skge_up()
2606 skge_qset(skge, rxqaddr[port], skge->rx_ring.to_clean); in skge_up()
2614 skge_write8(hw, Q_ADDR(rxqaddr[port], Q_CSR), CSR_START | CSR_IRQ_CL_F); in skge_up()
2645 skge_write8(hw, Q_ADDR(rxqaddr[port], Q_CSR), CSR_STOP); in skge_rx_stop()
2648 skge_write32(hw, Q_ADDR(rxqaddr[port], Q_CSR), CSR_SET_RESET); in skge_rx_stop()
3207 skge_write8(hw, Q_ADDR(rxqaddr[skge->port], Q_CSR), CSR_IRQ_CL_F); in skge_poll()
3229 skge_write8(hw, Q_ADDR(rxqaddr[skge->port], Q_CSR), CSR_START); in skge_poll()