Home
last modified time | relevance | path

Searched refs:rtw89_read32_mask (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/net/wireless/realtek/rtw89/
H A Dmac_be.c484 ret = read_poll_timeout(rtw89_read32_mask, val32, val32 == WLAN_FSM_IDLE, in rtw89_mac_reset_pwr_state_be()
492 val32 = rtw89_read32_mask(rtwdev, R_BE_IC_PWR_STATE, B_BE_WLMAC_PWR_STE_MASK); in rtw89_mac_reset_pwr_state_be()
496 ret = read_poll_timeout(rtw89_read32_mask, val32, !val32, in rtw89_mac_reset_pwr_state_be()
507 ret = read_poll_timeout(rtw89_read32_mask, val32, !val32, in rtw89_mac_reset_pwr_state_be()
520 ret = read_poll_timeout(rtw89_read32_mask, val32, !val32, in rtw89_mac_reset_pwr_state_be()
531 ret = read_poll_timeout(rtw89_read32_mask, val32, !val32, in rtw89_mac_reset_pwr_state_be()
542 ret = read_poll_timeout(rtw89_read32_mask, val32, val32 == MAC_AX_MAC_OFF, in rtw89_mac_reset_pwr_state_be()
555 ret = read_poll_timeout(rtw89_read32_mask, val32, !val32, in rtw89_mac_reset_pwr_state_be()
566 ret = read_poll_timeout(rtw89_read32_mask, val32, !val32, in rtw89_mac_reset_pwr_state_be()
576 ret = read_poll_timeout(rtw89_read32_mask, val32, val32 == MAC_AX_MAC_ON, in rtw89_mac_reset_pwr_state_be()
[all …]
H A Defuse_be.c162 ret = read_poll_timeout(rtw89_read32_mask, val, in rtw89_cnv_efuse_state_be()
H A Dmac.c1408 if (rtw89_read32_mask(rtwdev, R_AX_LDM, B_AX_EN_32K)) in rtw89_mac_check_cpwm_state()
1487 boot_mode = rtw89_read32_mask(rtwdev, R_AX_GPIO_MUXCFG, B_AX_BOOT_MODE); in rtw89_mac_power_switch_boot_mode()
2621 val = rtw89_read32_mask(rtwdev, R_AX_SEC_ENG_CTRL, in scheduler_init_ax()
2912 ret = read_poll_timeout_atomic(rtw89_read32_mask, val32, val32 == 0, in rst_bacam()
4108 val = rtw89_read32_mask(rtwdev, R_AX_IC_PWR_STATE, B_AX_WLMAC_PWR_STE_MASK); in rtw89_mac_reset_pwr_state_ax()
4512 ret = read_poll_timeout(rtw89_read32_mask, val, val == 0, 1000, 100000, in rtw89_mac_check_packet_ctrl()
6687 cnt = rtw89_read32_mask(rtwdev, reg, B_AX_BT_PLT_PKT_CNT_MASK); in rtw89_mac_get_plt_cnt_ax()
7123 *tx_time = rtw89_read32_mask(rtwdev, reg, mac->agg_limit.mask) << 5; in rtw89_mac_get_tx_time()
7166 *tx_retry = rtw89_read32_mask(rtwdev, reg, mac->txcnt_limit.mask); in rtw89_mac_get_tx_retry_limit()
H A Dmac.h1235 return rtw89_read32_mask(rtwdev, reg, mask); in rtw89_read32_port_mask()
1659 val = rtw89_read32_mask(rtwdev, R_AX_IC_PWR_STATE, in rtw89_mac_get_power_state()
H A Dpci_be.c539 val = rtw89_read32_mask(rtwdev, R_BE_IC_PWR_STATE, B_BE_WLMAC_PWR_STE_MASK); in rtw89_pci_ops_mac_pre_deinit_be()
H A Dphy.h788 return rtw89_read32_mask(rtwdev, addr + phy->cr_base, mask); in rtw89_phy_read32_mask()
H A Dcore.c5341 info->tssi_code[i][path] = rtw89_read32_mask(rtwdev, addr, mask); in rtw89_core_rfk_tssi_record()
7133 cv = rtw89_read32_mask(rtwdev, R_AX_SYS_CFG1, B_AX_CHIP_VER_MASK); in rtw89_read_chip_ver()
7153 rtw89_read32_mask(rtwdev, R_BE_SYS_CHIPINFO, B_BE_HW_ID_MASK); in rtw89_read_chip_ver()
H A Drtw8852c.c332 val32 = rtw89_read32_mask(rtwdev, R_AX_SYS_STATUS1, B_AX_PAD_HCI_SEL_V2_MASK); in rtw8852c_pwr_on_func()
H A Dphy.c1981 rpt = rtw89_read32_mask(rtwdev, addr, mask); in rtw89_phy_init_bb_afe()
4957 return (u8)rtw89_read32_mask(rtwdev, xtal->xcap_reg, reg_mask); in rtw89_phy_cfo_get_xcap_reg()
H A Dpci.c4122 val = rtw89_read32_mask(rtwdev, R_AX_PCIE_MIX_CFG_V1, B_AX_ASPM_CTRL_MASK); in rtw89_pci_filter_out()
H A Ddebug.c3472 val32 = rtw89_read32_mask(rtwdev, in rtw89_debug_mac_dbg_port_dump()
H A Dcore.h8185 rtw89_read32_mask(struct rtw89_dev *rtwdev, u32 addr, u32 mask) in rtw89_read32_mask() function