| /linux/drivers/i2c/busses/ |
| H A D | i2c-mv64xxx.c | 128 struct mv64xxx_i2c_regs reg_offsets; member
220 writel(0, drv_data->reg_base + drv_data->reg_offsets.soft_reset); in mv64xxx_i2c_hw_init()
222 drv_data->reg_base + drv_data->reg_offsets.clock); in mv64xxx_i2c_hw_init()
223 writel(0, drv_data->reg_base + drv_data->reg_offsets.addr); in mv64xxx_i2c_hw_init()
224 writel(0, drv_data->reg_base + drv_data->reg_offsets.ext_addr); in mv64xxx_i2c_hw_init()
226 drv_data->reg_base + drv_data->reg_offsets.control); in mv64xxx_i2c_hw_init()
353 drv_data->reg_base + drv_data->reg_offsets.control); in mv64xxx_i2c_send_start()
381 drv_data->reg_base + drv_data->reg_offsets.control); in mv64xxx_i2c_do_action()
386 drv_data->reg_base + drv_data->reg_offsets.data); in mv64xxx_i2c_do_action()
388 drv_data->reg_base + drv_data->reg_offsets.control); in mv64xxx_i2c_do_action()
[all …]
|
| /linux/drivers/spi/ |
| H A D | spi-bcm63xx.c | 141 const unsigned long *reg_offsets; member
157 return readb(bs->regs + bs->reg_offsets[offset]); in bcm_spi_readb()
163 writeb(value, bs->regs + bs->reg_offsets[offset]); in bcm_spi_writeb()
170 iowrite16be(value, bs->regs + bs->reg_offsets[offset]); in bcm_spi_writew()
172 writew(value, bs->regs + bs->reg_offsets[offset]); in bcm_spi_writew()
550 bs->reg_offsets = bcm63xx_spireg; in bcm63xx_spi_probe()
551 bs->fifo_size = bs->reg_offsets[SPI_MSG_DATA_SIZE]; in bcm63xx_spi_probe()
569 bs->msg_type_shift = bs->reg_offsets[SPI_MSG_TYPE_SHIFT]; in bcm63xx_spi_probe()
570 bs->msg_ctl_width = bs->reg_offsets[SPI_MSG_CTL_WIDTH]; in bcm63xx_spi_probe()
571 bs->tx_io = (u8 *)(bs->regs + bs->reg_offsets[SPI_MSG_DATA]); in bcm63xx_spi_probe()
[all …]
|
| /linux/arch/nios2/kernel/ |
| H A D | misaligned.c | 49 static int reg_offsets[32]; variable
53 u8 *p = ((u8 *)fp) + reg_offsets[reg]; in get_reg_val()
59 u8 *p = ((u8 *)fp) + reg_offsets[reg]; in put_reg_val()
214 reg_offsets[r] = offset; in misaligned_calc_reg_offsets()
222 reg_offsets[r] = offset; in misaligned_calc_reg_offsets()
|
| /linux/drivers/net/dsa/ |
| H A D | bcm_sf2.h | 74 const u16 *reg_offsets; member
195 return readl_relaxed(priv->reg + priv->reg_offsets[off]); in reg_readl()
200 writel_relaxed(val, priv->reg + priv->reg_offsets[off]); in reg_writel()
214 return readl_relaxed(priv->reg + priv->reg_offsets[off] + reg); in reg_led_readl()
219 writel_relaxed(val, priv->reg + priv->reg_offsets[off] + reg); in reg_led_writel()
|
| H A D | bcm_sf2.c | 1259 const u16 *reg_offsets; member
1288 .reg_offsets = bcm_sf2_4908_reg_offsets,
1313 .reg_offsets = bcm_sf2_7445_reg_offsets,
1336 .reg_offsets = bcm_sf2_7278_reg_offsets,
1398 priv->reg_offsets = data->reg_offsets; in bcm_sf2_sw_probe()
|
| /linux/drivers/pci/controller/dwc/ |
| H A D | pcie-al.c | 136 struct al_pcie_reg_offsets reg_offsets; member
188 pcie->reg_offsets.ob_ctrl = OB_CTRL_REV1_2_OFFSET; in al_pcie_reg_offsets_set()
192 pcie->reg_offsets.ob_ctrl = OB_CTRL_REV3_5_OFFSET; in al_pcie_reg_offsets_set()
213 pcie->reg_offsets.ob_ctrl + CFG_TARGET_BUS, in al_pcie_target_bus_set()
284 cfg_control_offset = AXI_BASE_OFFSET + pcie->reg_offsets.ob_ctrl + in al_pcie_config_prepare()
|
| /linux/arch/x86/um/ |
| H A D | ptrace_64.c | 23 static const int reg_offsets[] = variable
107 child->thread.regs.regs.gp[reg_offsets[regno >> 3]] = value; in putreg()
168 return mask & child->thread.regs.regs.gp[reg_offsets[regno >> 3]]; in getreg()
|
| /linux/drivers/gpu/drm/amd/display/dc/hwss/dce100/ |
| H A D | dce100_hwseq.c | 43 static const struct dce100_hw_seq_reg_offsets reg_offsets[] = { variable
65 (reg + reg_offsets[id].crtc)
|
| /linux/drivers/gpu/drm/amd/display/dc/hwss/dce112/ |
| H A D | dce112_hwseq.c | 42 static const struct dce112_hw_seq_reg_offsets reg_offsets[] = { variable
63 (reg + reg_offsets[id].crtc)
|
| /linux/drivers/net/ethernet/8390/ |
| H A D | xsurf100.c | 254 static u32 reg_offsets[32]; in xsurf100_probe() local
277 reg_offsets[reg] = 4 * reg; in xsurf100_probe()
284 ax88796_data.ax.reg_offsets = reg_offsets; in xsurf100_probe()
|
| H A D | ax88796.c | 95 u32 reg_offsets[0x20]; member
894 if (ax->plat->reg_offsets) in ax_probe()
895 ei_local->reg_offset = ax->plat->reg_offsets; in ax_probe()
897 ei_local->reg_offset = ax->reg_offsets; in ax_probe()
899 ax->reg_offsets[ret] = (mem_size / 0x18) * ret; in ax_probe()
921 if (!ax->plat->reg_offsets) { in ax_probe()
923 ax->reg_offsets[ret] = (mem_size / 0x20) * ret; in ax_probe()
|
| /linux/drivers/gpu/drm/amd/display/dc/hwss/dce120/ |
| H A D | dce120_hwseq.c | 54 static const struct dce120_hw_seq_reg_offsets reg_offsets[] = {
76 (reg + reg_offsets[id].crtc)
|
| /linux/drivers/pci/controller/ |
| H A D | pcie-iproc-msi.c | 95 const u16 (*reg_offsets)[IPROC_MSI_REG_SIZE]; member
134 return readl_relaxed(pcie->base + msi->reg_offsets[eq][reg]); in iproc_msi_read_reg()
143 writel_relaxed(val, pcie->base + msi->reg_offsets[eq][reg]); in iproc_msi_write_reg()
574 msi->reg_offsets = iproc_msi_reg_paxb; in iproc_msi_init()
579 msi->reg_offsets = iproc_msi_reg_paxc; in iproc_msi_init()
|
| H A D | pcie-iproc.h | 89 u16 *reg_offsets; member
|
| /linux/drivers/gpu/drm/amd/display/dc/dce60/ |
| H A D | dce60_timing_generator.c | 51 static const struct dce110_timing_generator_offsets reg_offsets[] = { variable
253 tg110->derived_offsets = reg_offsets[instance]; in dce60_timing_generator_construct()
|
| /linux/include/net/ |
| H A D | ax88796.h | 28 u32 *reg_offsets; /* register offsets */ member
|
| /linux/drivers/gpu/drm/amd/display/dc/dce110/ |
| H A D | dce110_compressor.c | 44 static const struct dce110_compressor_reg_offsets reg_offsets[] = { variable
78 cp110->offsets = reg_offsets[crtc_inst]; in reset_lb_on_vblank()
304 cp110->offsets = reg_offsets[params->inst]; in dce110_compressor_program_compressed_surface_address_and_pitch()
|
| /linux/drivers/mtd/nand/raw/brcmnand/ |
| H A D | brcmnand.c | 265 const u16 *reg_offsets; member
676 ctrl->reg_offsets = brcmnand_regs_v72; in brcmnand_revision_init()
678 ctrl->reg_offsets = brcmnand_regs_v71; in brcmnand_revision_init()
680 ctrl->reg_offsets = brcmnand_regs_v60; in brcmnand_revision_init()
682 ctrl->reg_offsets = brcmnand_regs_v50; in brcmnand_revision_init()
684 ctrl->reg_offsets = brcmnand_regs_v33; in brcmnand_revision_init()
686 ctrl->reg_offsets = brcmnand_regs_v21; in brcmnand_revision_init()
794 u16 offs = ctrl->reg_offsets[reg]; in brcmnand_read_reg()
805 u16 offs = ctrl->reg_offsets[reg]; in brcmnand_write_reg()
919 u16 offs_cs0 = ctrl->reg_offsets[BRCMNAND_CS0_BASE]; in brcmnand_cs_offset()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dce112/ |
| H A D | dce112_compressor.c | 43 static const struct dce112_compressor_reg_offsets reg_offsets[] = { variable
402 cp110->offsets = reg_offsets[params->inst]; in dce112_compressor_enable_fbc()
|
| /linux/drivers/gpu/drm/i915/gt/ |
| H A D | intel_lrc.c | 641 static const u8 *reg_offsets(const struct intel_engine_cs *engine) in reg_offsets() function
939 set_offsets(regs, reg_offsets(engine), engine, inhibit); in __lrc_init_regs()
1575 set_offsets(ce->lrc_reg_state, reg_offsets(engine), engine, false); in lrc_update_offsets()
|
| /linux/drivers/gpu/drm/xe/ |
| H A D | xe_lrc.c | 560 static const u8 *reg_offsets(struct xe_device *xe, enum xe_engine_class class) in reg_offsets() function
862 set_offsets(regs, reg_offsets(gt_to_xe(gt), hwe->class), hwe); in empty_lrc_data()
|
| /linux/drivers/gpu/drm/amd/display/dc/hwss/dce110/ |
| H A D | dce110_hwseq.c | 102 static const struct dce110_hw_seq_reg_offsets reg_offsets[] = { variable
118 (reg + reg_offsets[id].blnd)
121 (reg + reg_offsets[id].crtc)
|
| /linux/drivers/gpu/drm/amd/display/dc/hwss/dcn10/ |
| H A D | dcn10_hwseq.c | 1016 inst_offset = reg_offsets[pipe_ctx->stream_res.tg->inst].fmt; in dcn10_enable_stream_timing()
|