Home
last modified time | relevance | path

Searched refs:regVal (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/net/wireless/ath/ath9k/
H A Dar9002_calib.c439 u32 regVal; in ar9271_hw_pa_cal() local
500 regVal = REG_READ(ah, AR9285_AN_RF2G6); in ar9271_hw_pa_cal()
501 regVal |= (1 << (20 + i)); in ar9271_hw_pa_cal()
502 REG_WRITE(ah, AR9285_AN_RF2G6, regVal); in ar9271_hw_pa_cal()
505 regVal &= (~(0x1 << (20 + i))); in ar9271_hw_pa_cal()
506 regVal |= (MS(REG_READ(ah, AR9285_AN_RF2G9), in ar9271_hw_pa_cal()
509 REG_WRITE(ah, AR9285_AN_RF2G6, regVal); in ar9271_hw_pa_cal()
512 regVal = (regVal >> 20) & 0x7f; in ar9271_hw_pa_cal()
515 if ((!is_reset) && (ah->pacal_info.prev_offset == regVal)) { in ar9271_hw_pa_cal()
523 ah->pacal_info.prev_offset = regVal; in ar9271_hw_pa_cal()
[all …]
H A Deeprom_4k.c767 u32 regVal; in ath9k_hw_4k_set_board_values() local
782 regVal = REG_READ(ah, AR_PHY_MULTICHAIN_GAIN_CTL); in ath9k_hw_4k_set_board_values()
783 regVal &= (~(AR_PHY_9285_ANT_DIV_CTL_ALL)); in ath9k_hw_4k_set_board_values()
785 regVal |= SM(ant_div_control1, in ath9k_hw_4k_set_board_values()
787 regVal |= SM(ant_div_control2, in ath9k_hw_4k_set_board_values()
789 regVal |= SM((ant_div_control2 >> 2), in ath9k_hw_4k_set_board_values()
791 regVal |= SM((ant_div_control1 >> 1), in ath9k_hw_4k_set_board_values()
793 regVal |= SM((ant_div_control1 >> 2), in ath9k_hw_4k_set_board_values()
797 REG_WRITE(ah, AR_PHY_MULTICHAIN_GAIN_CTL, regVal); in ath9k_hw_4k_set_board_values()
798 regVal = REG_READ(ah, AR_PHY_MULTICHAIN_GAIN_CTL); in ath9k_hw_4k_set_board_values()
[all …]