Home
last modified time | relevance | path

Searched refs:regVPG9_VPG_MEM_PWR (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h12839 #define regVPG9_VPG_MEM_PWR … macro
H A Ddcn_3_1_5_offset.h13408 #define regVPG9_VPG_MEM_PWR … macro
H A Ddcn_3_5_1_offset.h12012 #define regVPG9_VPG_MEM_PWR … macro
H A Ddcn_3_5_0_offset.h12033 #define regVPG9_VPG_MEM_PWR … macro
H A Ddcn_3_1_4_offset.h14618 #define regVPG9_VPG_MEM_PWR … macro
H A Ddcn_3_1_2_offset.h13545 #define regVPG9_VPG_MEM_PWR … macro
H A Ddcn_3_2_1_offset.h12823 #define regVPG9_VPG_MEM_PWR … macro
H A Ddcn_3_1_6_offset.h14141 #define regVPG9_VPG_MEM_PWR … macro