Home
last modified time | relevance | path

Searched refs:regVPG6_VPG_MEM_PWR (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h12341 #define regVPG6_VPG_MEM_PWR … macro
H A Ddcn_3_1_5_offset.h12910 #define regVPG6_VPG_MEM_PWR … macro
H A Ddcn_3_5_1_offset.h11313 #define regVPG6_VPG_MEM_PWR … macro
H A Ddcn_3_5_0_offset.h11334 #define regVPG6_VPG_MEM_PWR … macro
H A Ddcn_3_1_4_offset.h12692 #define regVPG6_VPG_MEM_PWR … macro
H A Ddcn_3_1_2_offset.h13047 #define regVPG6_VPG_MEM_PWR … macro
H A Ddcn_3_2_1_offset.h12325 #define regVPG6_VPG_MEM_PWR … macro
H A Ddcn_3_1_6_offset.h13643 #define regVPG6_VPG_MEM_PWR … macro
H A Ddcn_4_1_0_offset.h13212 #define regVPG6_VPG_MEM_PWR … macro