Home
last modified time | relevance | path

Searched refs:regVPG2_VPG_MEM_PWR (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h10533 #define regVPG2_VPG_MEM_PWR … macro
H A Ddcn_3_1_5_offset.h11100 #define regVPG2_VPG_MEM_PWR … macro
H A Ddcn_3_5_1_offset.h8650 #define regVPG2_VPG_MEM_PWR … macro
H A Ddcn_3_5_0_offset.h8671 #define regVPG2_VPG_MEM_PWR … macro
H A Ddcn_3_1_4_offset.h9830 #define regVPG2_VPG_MEM_PWR … macro
H A Ddcn_3_1_2_offset.h11355 #define regVPG2_VPG_MEM_PWR … macro
H A Ddcn_3_2_1_offset.h10532 #define regVPG2_VPG_MEM_PWR … macro
H A Ddcn_3_1_6_offset.h11579 #define regVPG2_VPG_MEM_PWR … macro
H A Ddcn_4_1_0_offset.h10987 #define regVPG2_VPG_MEM_PWR … macro