Home
last modified time | relevance | path

Searched refs:regVPG0_VPG_MEM_PWR (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h10469 #define regVPG0_VPG_MEM_PWR … macro
H A Ddcn_3_1_5_offset.h11036 #define regVPG0_VPG_MEM_PWR … macro
H A Ddcn_3_5_1_offset.h7909 #define regVPG0_VPG_MEM_PWR … macro
H A Ddcn_3_5_0_offset.h7930 #define regVPG0_VPG_MEM_PWR … macro
H A Ddcn_3_1_4_offset.h9122 #define regVPG0_VPG_MEM_PWR … macro
H A Ddcn_3_1_2_offset.h11291 #define regVPG0_VPG_MEM_PWR … macro
H A Ddcn_3_2_1_offset.h10468 #define regVPG0_VPG_MEM_PWR … macro
H A Ddcn_3_1_6_offset.h11515 #define regVPG0_VPG_MEM_PWR … macro
H A Ddcn_4_1_0_offset.h10923 #define regVPG0_VPG_MEM_PWR … macro