Home
last modified time | relevance | path

Searched refs:regVM_L2_CNTL2 (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfxhub_v1_2.c239 tmp = RREG32_SOC15(GC, GET_INST(GC, i), regVM_L2_CNTL2); in gfxhub_v1_2_xcc_init_cache_regs()
242 WREG32_SOC15_RLC(GC, GET_INST(GC, i), regVM_L2_CNTL2, tmp); in gfxhub_v1_2_xcc_init_cache_regs()
H A Dmmhub_v1_8.c243 tmp = RREG32_SOC15(MMHUB, i, regVM_L2_CNTL2); in mmhub_v1_8_init_cache_regs()
247 WREG32_SOC15(MMHUB, i, regVM_L2_CNTL2, tmp); in mmhub_v1_8_init_cache_regs()
H A Dmmhub_v1_7.c194 tmp = RREG32_SOC15(MMHUB, 0, regVM_L2_CNTL2); in mmhub_v1_7_init_cache_regs()
197 WREG32_SOC15(MMHUB, 0, regVM_L2_CNTL2, tmp); in mmhub_v1_7_init_cache_regs()
/linux/drivers/gpu/drm/amd/include/asic_reg/mmhub/
H A Dmmhub_1_8_0_offset.h2576 #define regVM_L2_CNTL2 … macro
H A Dmmhub_1_7_offset.h4426 #define regVM_L2_CNTL2 … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h1486 #define regVM_L2_CNTL2 … macro
H A Dgc_9_4_2_offset.h6692 #define regVM_L2_CNTL2 … macro