Home
last modified time | relevance | path

Searched refs:regVGA_TEST_CONTROL_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h975 #define regVGA_TEST_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h1097 #define regVGA_TEST_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h1249 #define regVGA_TEST_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h1386 #define regVGA_TEST_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h975 #define regVGA_TEST_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h1598 #define regVGA_TEST_CONTROL_BASE_IDX … macro