Home
last modified time | relevance | path

Searched refs:regVGA_DISPBUF1_SURFACE_ADDR_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h951 #define regVGA_DISPBUF1_SURFACE_ADDR_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h1071 #define regVGA_DISPBUF1_SURFACE_ADDR_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h1225 #define regVGA_DISPBUF1_SURFACE_ADDR_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h1362 #define regVGA_DISPBUF1_SURFACE_ADDR_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h951 #define regVGA_DISPBUF1_SURFACE_ADDR_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h1568 #define regVGA_DISPBUF1_SURFACE_ADDR_BASE_IDX … macro