Home
last modified time | relevance | path

Searched refs:regUVD_VCPU_NONCACHE_OFFSET0_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_6_0_offset.h67 #define regUVD_VCPU_NONCACHE_OFFSET0_BASE_IDX … macro
H A Dvcn_5_0_0_offset.h405 #define regUVD_VCPU_NONCACHE_OFFSET0_BASE_IDX … macro
H A Dvcn_4_0_5_offset.h398 #define regUVD_VCPU_NONCACHE_OFFSET0_BASE_IDX … macro
H A Dvcn_4_0_0_offset.h415 #define regUVD_VCPU_NONCACHE_OFFSET0_BASE_IDX … macro