Home
last modified time | relevance | path

Searched refs:regUVD_SOFT_RESET (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v5_0_1.c607 tmp = RREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET); in vcn_v5_0_1_start()
610 WREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET, tmp); in vcn_v5_0_1_start()
808 tmp = RREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET); in vcn_v5_0_1_stop()
810 WREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET, tmp); in vcn_v5_0_1_stop()
811 tmp = RREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET); in vcn_v5_0_1_stop()
813 WREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET, tmp); in vcn_v5_0_1_stop()
H A Dvcn_v5_0_0.c815 tmp = RREG32_SOC15(VCN, i, regUVD_SOFT_RESET); in vcn_v5_0_0_start()
818 WREG32_SOC15(VCN, i, regUVD_SOFT_RESET, tmp); in vcn_v5_0_0_start()
1015 tmp = RREG32_SOC15(VCN, i, regUVD_SOFT_RESET); in vcn_v5_0_0_stop()
1017 WREG32_SOC15(VCN, i, regUVD_SOFT_RESET, tmp); in vcn_v5_0_0_stop()
1018 tmp = RREG32_SOC15(VCN, i, regUVD_SOFT_RESET); in vcn_v5_0_0_stop()
1020 WREG32_SOC15(VCN, i, regUVD_SOFT_RESET, tmp); in vcn_v5_0_0_stop()
H A Dvcn_v4_0_5.c1041 tmp = RREG32_SOC15(VCN, i, regUVD_SOFT_RESET); in vcn_v4_0_5_start()
1044 WREG32_SOC15(VCN, i, regUVD_SOFT_RESET, tmp); in vcn_v4_0_5_start()
1265 tmp = RREG32_SOC15(VCN, i, regUVD_SOFT_RESET); in vcn_v4_0_5_stop()
1267 WREG32_SOC15(VCN, i, regUVD_SOFT_RESET, tmp); in vcn_v4_0_5_stop()
1268 tmp = RREG32_SOC15(VCN, i, regUVD_SOFT_RESET); in vcn_v4_0_5_stop()
1270 WREG32_SOC15(VCN, i, regUVD_SOFT_RESET, tmp); in vcn_v4_0_5_stop()
H A Dvcn_v4_0_3.c1159 tmp = RREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET); in vcn_v4_0_3_start()
1162 WREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET, tmp); in vcn_v4_0_3_start()
1387 tmp = RREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET); in vcn_v4_0_3_stop()
1389 WREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET, tmp); in vcn_v4_0_3_stop()
1391 tmp = RREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET); in vcn_v4_0_3_stop()
1393 WREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET, tmp); in vcn_v4_0_3_stop()
H A Dvcn_v4_0.c1138 tmp = RREG32_SOC15(VCN, i, regUVD_SOFT_RESET); in vcn_v4_0_start()
1141 WREG32_SOC15(VCN, i, regUVD_SOFT_RESET, tmp); in vcn_v4_0_start()
1611 tmp = RREG32_SOC15(VCN, i, regUVD_SOFT_RESET); in vcn_v4_0_stop()
1613 WREG32_SOC15(VCN, i, regUVD_SOFT_RESET, tmp); in vcn_v4_0_stop()
1614 tmp = RREG32_SOC15(VCN, i, regUVD_SOFT_RESET); in vcn_v4_0_stop()
1616 WREG32_SOC15(VCN, i, regUVD_SOFT_RESET, tmp); in vcn_v4_0_stop()
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_6_0_offset.h1236 #define regUVD_SOFT_RESET … macro
H A Dvcn_5_0_0_offset.h338 #define regUVD_SOFT_RESET … macro
H A Dvcn_4_0_5_offset.h341 #define regUVD_SOFT_RESET … macro
H A Dvcn_4_0_0_offset.h358 #define regUVD_SOFT_RESET … macro
H A Dvcn_4_0_3_offset.h360 #define regUVD_SOFT_RESET … macro