Home
last modified time | relevance | path

Searched refs:regUVD_RB_RPTR3 (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_6_0_offset.h1338 #define regUVD_RB_RPTR3 macro
H A Dvcn_5_0_0_offset.h1126 #define regUVD_RB_RPTR3 macro
H A Dvcn_4_0_5_offset.h1301 #define regUVD_RB_RPTR3 macro
H A Dvcn_4_0_0_offset.h1346 #define regUVD_RB_RPTR3 macro
H A Dvcn_4_0_3_offset.h1248 #define regUVD_RB_RPTR3 macro
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v5_0_0.c60 SOC15_REG_ENTRY_STR(VCN, 0, regUVD_RB_RPTR3),
H A Dvcn_v4_0_5.c75 SOC15_REG_ENTRY_STR(VCN, 0, regUVD_RB_RPTR3),
H A Dvcn_v4_0_3.c68 SOC15_REG_ENTRY_STR(VCN, 0, regUVD_RB_RPTR3),
H A Dvcn_v4_0.c75 SOC15_REG_ENTRY_STR(VCN, 0, regUVD_RB_RPTR3),