Home
last modified time | relevance | path

Searched refs:regUVD_MPC_SET_MUX (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v4_0_5.c936 VCN, inst_idx, regUVD_MPC_SET_MUX), in vcn_v4_0_5_start_dpg_mode()
1075 WREG32_SOC15(VCN, i, regUVD_MPC_SET_MUX, in vcn_v4_0_5_start()
H A Dvcn_v4_0_3.c835 VCN, 0, regUVD_MPC_SET_MUX), in vcn_v4_0_3_start_dpg_mode()
1161 WREG32_SOC15(VCN, vcn_inst, regUVD_MPC_SET_MUX, in vcn_v4_0_3_start()
H A Dvcn_v4_0.c1021 VCN, inst_idx, regUVD_MPC_SET_MUX), in vcn_v4_0_start_dpg_mode()
1163 WREG32_SOC15(VCN, i, regUVD_MPC_SET_MUX, in vcn_v4_0_start()
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_6_0_offset.h1050 #define regUVD_MPC_SET_MUX … macro
H A Dvcn_4_0_5_offset.h449 #define regUVD_MPC_SET_MUX … macro
H A Dvcn_4_0_0_offset.h466 #define regUVD_MPC_SET_MUX … macro
H A Dvcn_4_0_3_offset.h468 #define regUVD_MPC_SET_MUX … macro