Home
last modified time | relevance | path

Searched refs:regUVD_LMI_CTRL (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v5_0_1.c511 VCN, 0, regUVD_LMI_CTRL), tmp, 0, indirect); in vcn_v5_0_1_start_dpg_mode()
613 tmp = RREG32_SOC15(VCN, vcn_inst, regUVD_LMI_CTRL); in vcn_v5_0_1_start()
614 WREG32_SOC15(VCN, vcn_inst, regUVD_LMI_CTRL, tmp | in vcn_v5_0_1_start()
H A Dvcn_v5_0_0.c715 VCN, inst_idx, regUVD_LMI_CTRL), tmp, 0, indirect); in vcn_v5_0_0_start_dpg_mode()
821 tmp = RREG32_SOC15(VCN, i, regUVD_LMI_CTRL); in vcn_v5_0_0_start()
822 WREG32_SOC15(VCN, i, regUVD_LMI_CTRL, tmp | in vcn_v5_0_0_start()
H A Dvcn_v4_0_5.c913 VCN, inst_idx, regUVD_LMI_CTRL), tmp, 0, indirect); in vcn_v4_0_5_start_dpg_mode()
1047 tmp = RREG32_SOC15(VCN, i, regUVD_LMI_CTRL); in vcn_v4_0_5_start()
1048 WREG32_SOC15(VCN, i, regUVD_LMI_CTRL, tmp | in vcn_v4_0_5_start()
H A Dvcn_v4_0_3.c842 VCN, 0, regUVD_LMI_CTRL), tmp, 0, indirect); in vcn_v4_0_3_start_dpg_mode()
1165 tmp = RREG32_SOC15(VCN, vcn_inst, regUVD_LMI_CTRL); in vcn_v4_0_3_start()
1166 WREG32_SOC15(VCN, vcn_inst, regUVD_LMI_CTRL, in vcn_v4_0_3_start()
H A Dvcn_v4_0.c1007 VCN, inst_idx, regUVD_LMI_CTRL), tmp, 0, indirect); in vcn_v4_0_start_dpg_mode()
1144 tmp = RREG32_SOC15(VCN, i, regUVD_LMI_CTRL); in vcn_v4_0_start()
1145 WREG32_SOC15(VCN, i, regUVD_LMI_CTRL, tmp | in vcn_v4_0_start()
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_6_0_offset.h420 #define regUVD_LMI_CTRL … macro
H A Dvcn_5_0_0_offset.h636 #define regUVD_LMI_CTRL … macro
H A Dvcn_4_0_5_offset.h723 #define regUVD_LMI_CTRL … macro
H A Dvcn_4_0_0_offset.h748 #define regUVD_LMI_CTRL … macro
H A Dvcn_4_0_3_offset.h750 #define regUVD_LMI_CTRL … macro