Home
last modified time | relevance | path

Searched refs:regUVD_JRBC_STATUS (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Djpeg_v5_0_0.c174 RREG32_SOC15(JPEG, 0, regUVD_JRBC_STATUS)) in jpeg_v5_0_0_hw_fini()
547 ret &= (((RREG32_SOC15(JPEG, 0, regUVD_JRBC_STATUS) & in jpeg_v5_0_0_is_idle()
558 return SOC15_WAIT_ON_RREG(JPEG, 0, regUVD_JRBC_STATUS, in jpeg_v5_0_0_wait_for_idle()
H A Djpeg_v4_0.c208 RREG32_SOC15(JPEG, 0, regUVD_JRBC_STATUS)) in jpeg_v4_0_hw_fini()
622 ret &= (((RREG32_SOC15(JPEG, 0, regUVD_JRBC_STATUS) & in jpeg_v4_0_is_idle()
633 return SOC15_WAIT_ON_RREG(JPEG, 0, regUVD_JRBC_STATUS, in jpeg_v4_0_wait_for_idle()
H A Djpeg_v4_0_5.c238 RREG32_SOC15(JPEG, i, regUVD_JRBC_STATUS)) in jpeg_v4_0_5_hw_fini()
639 ret &= (((RREG32_SOC15(JPEG, i, regUVD_JRBC_STATUS) & in jpeg_v4_0_5_is_idle()
655 return SOC15_WAIT_ON_RREG(JPEG, i, regUVD_JRBC_STATUS, in jpeg_v4_0_5_wait_for_idle()
H A Djpeg_v5_0_1.c485 regUVD_JRBC_STATUS, reg_offset) & in jpeg_v5_0_1_is_idle()
505 regUVD_JRBC_STATUS, reg_offset, in jpeg_v5_0_1_wait_for_idle()
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_6_0_offset.h952 #define regUVD_JRBC_STATUS macro
H A Dvcn_5_0_0_offset.h756 #define regUVD_JRBC_STATUS macro
H A Dvcn_4_0_5_offset.h841 #define regUVD_JRBC_STATUS macro
H A Dvcn_4_0_0_offset.h872 #define regUVD_JRBC_STATUS macro