Home
last modified time | relevance | path

Searched refs:regUVD_JRBC_RB_RPTR (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Djpeg_v5_0_0.c372 WREG32_SOC15(JPEG, inst_idx, regUVD_JRBC_RB_RPTR, 0); in jpeg_v5_0_0_start_dpg_mode()
449 WREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_RPTR, 0); in jpeg_v5_0_0_start()
503 return RREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_RPTR); in jpeg_v5_0_0_dec_ring_get_rptr()
H A Djpeg_v4_0_5.c447 WREG32_SOC15(JPEG, inst_idx, regUVD_JRBC_RB_RPTR, 0); in jpeg_v4_0_5_start_dpg_mode()
532 WREG32_SOC15(JPEG, i, regUVD_JRBC_RB_RPTR, 0); in jpeg_v4_0_5_start()
591 return RREG32_SOC15(JPEG, ring->me, regUVD_JRBC_RB_RPTR); in jpeg_v4_0_5_dec_ring_get_rptr()
H A Djpeg_v5_0_1.c373 regUVD_JRBC_RB_RPTR, in jpeg_v5_0_1_start()
430 return RREG32_SOC15_OFFSET(JPEG, GET_INST(JPEG, ring->me), regUVD_JRBC_RB_RPTR, in jpeg_v5_0_1_dec_ring_get_rptr()
H A Djpeg_v4_0.c405 WREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_RPTR, 0); in jpeg_v4_0_start()
578 return RREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_RPTR); in jpeg_v4_0_dec_ring_get_rptr()
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_6_0_offset.h954 #define regUVD_JRBC_RB_RPTR macro
H A Dvcn_5_0_0_offset.h758 #define regUVD_JRBC_RB_RPTR macro
H A Dvcn_4_0_5_offset.h843 #define regUVD_JRBC_RB_RPTR macro
H A Dvcn_4_0_0_offset.h874 #define regUVD_JRBC_RB_RPTR macro