Home
last modified time | relevance | path

Searched refs:regUVD_CXW_WR_INT_ID_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_6_0_offset.h1375 #define regUVD_CXW_WR_INT_ID_BASE_IDX … macro
H A Dvcn_5_0_0_offset.h229 #define regUVD_CXW_WR_INT_ID_BASE_IDX … macro
H A Dvcn_4_0_5_offset.h238 #define regUVD_CXW_WR_INT_ID_BASE_IDX … macro
H A Dvcn_4_0_0_offset.h249 #define regUVD_CXW_WR_INT_ID_BASE_IDX … macro
H A Dvcn_4_0_3_offset.h251 #define regUVD_CXW_WR_INT_ID_BASE_IDX … macro