Searched refs:regSQ_IND_INDEX (Results 1 – 10 of 10) sorted by relevance
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | gfx_v9_4_3.c | 737 WREG32_SOC15_RLC(GC, GET_INST(GC, xcc_id), regSQ_IND_INDEX, in wave_read_ind()
749 WREG32_SOC15_RLC(GC, GET_INST(GC, xcc_id), regSQ_IND_INDEX, in wave_read_regs()
1683 {SOC15_REG_ENTRY(GC, 0, regSQ_IND_INDEX)},
|
| H A D | gfx_v9_4_2.c | 1806 WREG32_SOC15_RLC_EX(reg, GC, 0, regSQ_IND_INDEX, in wave_read_ind()
|
| H A D | gfx_v12_0.c | 783 WREG32_SOC15(GC, 0, regSQ_IND_INDEX, in wave_read_ind()
793 WREG32_SOC15(GC, 0, regSQ_IND_INDEX, in wave_read_regs()
|
| H A D | gfx_v11_0.c | 962 WREG32_SOC15(GC, 0, regSQ_IND_INDEX, in wave_read_ind()
972 WREG32_SOC15(GC, 0, regSQ_IND_INDEX, in wave_read_regs()
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_4_3_offset.h | 496 #define regSQ_IND_INDEX … macro
|
| H A D | gc_9_4_2_offset.h | 6186 #define regSQ_IND_INDEX … macro
|
| H A D | gc_11_5_0_offset.h | 1257 #define regSQ_IND_INDEX … macro
|
| H A D | gc_12_0_0_offset.h | 7311 #define regSQ_IND_INDEX … macro
|
| H A D | gc_11_0_3_offset.h | 2232 #define regSQ_IND_INDEX … macro
|
| H A D | gc_11_0_0_offset.h | 2166 #define regSQ_IND_INDEX … macro
|