Searched refs:regSQ_IND_DATA (Results 1 – 10 of 10) sorted by relevance
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | gfx_v9_4_2.c | 1811 return RREG32_SOC15(GC, 0, regSQ_IND_DATA); in wave_read_ind()
|
| H A D | gfx_v9_4_3.c | 742 return RREG32_SOC15(GC, GET_INST(GC, xcc_id), regSQ_IND_DATA); in wave_read_ind()
757 *(out++) = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regSQ_IND_DATA); in wave_read_regs()
|
| H A D | gfx_v12_0.c | 786 return RREG32_SOC15(GC, 0, regSQ_IND_DATA); in wave_read_ind()
799 *(out++) = RREG32_SOC15(GC, 0, regSQ_IND_DATA); in wave_read_regs()
|
| H A D | gfx_v11_0.c | 965 return RREG32_SOC15(GC, 0, regSQ_IND_DATA); in wave_read_ind()
978 *(out++) = RREG32_SOC15(GC, 0, regSQ_IND_DATA); in wave_read_regs()
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_4_3_offset.h | 498 #define regSQ_IND_DATA … macro
|
| H A D | gc_9_4_2_offset.h | 6188 #define regSQ_IND_DATA … macro
|
| H A D | gc_11_5_0_offset.h | 1259 #define regSQ_IND_DATA … macro
|
| H A D | gc_12_0_0_offset.h | 7313 #define regSQ_IND_DATA … macro
|
| H A D | gc_11_0_3_offset.h | 2234 #define regSQ_IND_DATA … macro
|
| H A D | gc_11_0_0_offset.h | 2168 #define regSQ_IND_DATA … macro
|