Home
last modified time | relevance | path

Searched refs:regSQ_IND_DATA (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_4_3.c722 return RREG32_SOC15(GC, GET_INST(GC, xcc_id), regSQ_IND_DATA); in wave_read_ind()
737 *(out++) = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regSQ_IND_DATA); in wave_read_regs()
H A Dgfx_v12_1.c759 return RREG32_SOC15(GC, GET_INST(GC, xcc_id), regSQ_IND_DATA); in wave_read_ind()
773 *(out++) = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regSQ_IND_DATA); in wave_read_regs()
H A Dgfx_v12_0.c829 return RREG32_SOC15(GC, 0, regSQ_IND_DATA); in wave_read_ind()
842 *(out++) = RREG32_SOC15(GC, 0, regSQ_IND_DATA); in wave_read_regs()
H A Dgfx_v11_0.c1000 return RREG32_SOC15(GC, 0, regSQ_IND_DATA); in wave_read_ind()
1013 *(out++) = RREG32_SOC15(GC, 0, regSQ_IND_DATA); in wave_read_regs()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h498 #define regSQ_IND_DATA macro
H A Dgc_9_4_2_offset.h6188 #define regSQ_IND_DATA macro
H A Dgc_12_0_0_offset.h7313 #define regSQ_IND_DATA macro
H A Dgc_11_0_3_offset.h2234 #define regSQ_IND_DATA macro
H A Dgc_11_0_0_offset.h2168 #define regSQ_IND_DATA macro