Home
last modified time | relevance | path

Searched refs:regSPI_PS_INPUT_CNTL_21_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h4317 #define regSPI_PS_INPUT_CNTL_21_BASE_IDX … macro
H A Dgc_9_4_2_offset.h2077 #define regSPI_PS_INPUT_CNTL_21_BASE_IDX … macro
H A Dgc_11_5_0_offset.h4546 #define regSPI_PS_INPUT_CNTL_21_BASE_IDX … macro
H A Dgc_12_0_0_offset.h8772 #define regSPI_PS_INPUT_CNTL_21_BASE_IDX … macro
H A Dgc_11_0_3_offset.h6015 #define regSPI_PS_INPUT_CNTL_21_BASE_IDX … macro
H A Dgc_11_0_0_offset.h5735 #define regSPI_PS_INPUT_CNTL_21_BASE_IDX … macro