Home
last modified time | relevance | path

Searched refs:regSDMA0_UTCL1_WR_STATUS (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dsdma_v6_0.c76 SOC15_REG_ENTRY_STR(GC, 0, regSDMA0_UTCL1_WR_STATUS),
H A Dsdma_v7_0.c74 SOC15_REG_ENTRY_STR(GC, 0, regSDMA0_UTCL1_WR_STATUS),
/linux/drivers/gpu/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_offset.h111 #define regSDMA0_UTCL1_WR_STATUS … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_12_0_0_offset.h102 #define regSDMA0_UTCL1_WR_STATUS … macro
H A Dgc_11_0_3_offset.h108 #define regSDMA0_UTCL1_WR_STATUS … macro
H A Dgc_11_0_0_offset.h108 #define regSDMA0_UTCL1_WR_STATUS … macro