Home
last modified time | relevance | path

Searched refs:regSDMA0_QUEUE1_RB_WPTR_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_5_0_offset.h292 #define regSDMA0_QUEUE1_RB_WPTR_BASE_IDX 0 macro
[all...]
H A Dgc_12_0_0_offset.h287 #define regSDMA0_QUEUE1_RB_WPTR_BASE_IDX … macro
H A Dgc_11_0_3_offset.h293 #define regSDMA0_QUEUE1_RB_WPTR_BASE_IDX … macro
H A Dgc_11_0_0_offset.h287 #define regSDMA0_QUEUE1_RB_WPTR_BASE_IDX … macro