Home
last modified time | relevance | path

Searched refs:regRLC_SRM_CNTL (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v12_1.c1940 tmp = RREG32(SOC15_REG_OFFSET(GC, GET_INST(GC, xcc_id), regRLC_SRM_CNTL)); in gfx_v12_1_xcc_rlc_enable_srm()
1943 WREG32(SOC15_REG_OFFSET(GC, GET_INST(GC, xcc_id), regRLC_SRM_CNTL), tmp); in gfx_v12_1_xcc_rlc_enable_srm()
H A Dgfx_v12_0.c2005 tmp = RREG32(SOC15_REG_OFFSET(GC, 0, regRLC_SRM_CNTL)); in gfx_v12_0_rlc_enable_srm()
2008 WREG32(SOC15_REG_OFFSET(GC, 0, regRLC_SRM_CNTL), tmp); in gfx_v12_0_rlc_enable_srm()
H A Dgfx_v11_0.c2373 tmp = RREG32(SOC15_REG_OFFSET(GC, 0, regRLC_SRM_CNTL)); in gfx_v11_0_rlc_enable_srm()
2376 WREG32(SOC15_REG_OFFSET(GC, 0, regRLC_SRM_CNTL), tmp); in gfx_v11_0_rlc_enable_srm()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h6584 #define regRLC_SRM_CNTL … macro
H A Dgc_9_4_2_offset.h5068 #define regRLC_SRM_CNTL … macro
H A Dgc_12_0_0_offset.h6466 #define regRLC_SRM_CNTL … macro
H A Dgc_11_0_3_offset.h10568 #define regRLC_SRM_CNTL … macro
H A Dgc_11_0_0_offset.h9966 #define regRLC_SRM_CNTL … macro