Home
last modified time | relevance | path

Searched refs:regRLC_SPM_MC_CNTL_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h6561 #define regRLC_SPM_MC_CNTL_BASE_IDX … macro
H A Dgc_9_4_2_offset.h5047 #define regRLC_SPM_MC_CNTL_BASE_IDX … macro
H A Dgc_12_0_0_offset.h7020 #define regRLC_SPM_MC_CNTL_BASE_IDX … macro
H A Dgc_11_0_3_offset.h11199 #define regRLC_SPM_MC_CNTL_BASE_IDX … macro
H A Dgc_11_0_0_offset.h10579 #define regRLC_SPM_MC_CNTL_BASE_IDX … macro