Home
last modified time | relevance | path

Searched refs:regRLC_SPARE_INT_0_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_5_0_offset.h9032 #define regRLC_SPARE_INT_0_BASE_IDX … macro
H A Dgc_12_0_0_offset.h7042 #define regRLC_SPARE_INT_0_BASE_IDX … macro
H A Dgc_11_0_3_offset.h11221 #define regRLC_SPARE_INT_0_BASE_IDX … macro
H A Dgc_11_0_0_offset.h10601 #define regRLC_SPARE_INT_0_BASE_IDX … macro