Home
last modified time | relevance | path

Searched refs:regRLC_CP_SCHEDULERS (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_amdkfd_gfx_v11.c188 value = RREG32(SOC15_REG_OFFSET(GC, 0, regRLC_CP_SCHEDULERS)); in hqd_load_v11()
191 WREG32(SOC15_REG_OFFSET(GC, 0, regRLC_CP_SCHEDULERS), value); in hqd_load_v11()
H A Dmes_v11_0.c1861 tmp = RREG32_SOC15(GC, 0, regRLC_CP_SCHEDULERS); in mes_v11_0_kiq_setting()
1864 WREG32_SOC15(GC, 0, regRLC_CP_SCHEDULERS, tmp | 0x80); in mes_v11_0_kiq_setting()
1872 tmp = RREG32_SOC15(GC, 0, regRLC_CP_SCHEDULERS); in mes_v11_0_kiq_clear()
1874 WREG32_SOC15(GC, 0, regRLC_CP_SCHEDULERS, tmp); in mes_v11_0_kiq_clear()
H A Dmes_v12_1.c1746 tmp = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regRLC_CP_SCHEDULERS); in mes_v12_1_kiq_setting()
1749 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regRLC_CP_SCHEDULERS, tmp); in mes_v12_1_kiq_setting()
1751 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regRLC_CP_SCHEDULERS, tmp); in mes_v12_1_kiq_setting()
H A Dgfx_v12_1.c2414 tmp = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regRLC_CP_SCHEDULERS); in gfx_v12_1_xcc_kiq_setting()
2417 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regRLC_CP_SCHEDULERS, tmp); in gfx_v12_1_xcc_kiq_setting()
2419 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regRLC_CP_SCHEDULERS, tmp); in gfx_v12_1_xcc_kiq_setting()
3172 tmp = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regRLC_CP_SCHEDULERS); in gfx_v12_1_xcc_fini()
3174 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regRLC_CP_SCHEDULERS, tmp); in gfx_v12_1_xcc_fini()
H A Dmes_v12_0.c1950 tmp = RREG32_SOC15(GC, 0, regRLC_CP_SCHEDULERS); in mes_v12_0_kiq_setting()
1953 WREG32_SOC15(GC, 0, regRLC_CP_SCHEDULERS, tmp | 0x80); in mes_v12_0_kiq_setting()
H A Dgfx_v12_0.c2981 tmp = RREG32_SOC15(GC, 0, regRLC_CP_SCHEDULERS); in gfx_v12_0_kiq_setting()
2984 WREG32_SOC15(GC, 0, regRLC_CP_SCHEDULERS, tmp | 0x80); in gfx_v12_0_kiq_setting()
3906 tmp = RREG32_SOC15(GC, 0, regRLC_CP_SCHEDULERS); in gfx_v12_0_hw_fini()
3908 WREG32_SOC15(GC, 0, regRLC_CP_SCHEDULERS, tmp); in gfx_v12_0_hw_fini()
H A Dgfx_v9_4_3.c1741 tmp = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regRLC_CP_SCHEDULERS); in gfx_v9_4_3_xcc_kiq_setting()
1744 WREG32_SOC15_RLC(GC, GET_INST(GC, xcc_id), regRLC_CP_SCHEDULERS, tmp | 0x80); in gfx_v9_4_3_xcc_kiq_setting()
H A Dgfx_v11_0.c4123 tmp = RREG32_SOC15(GC, 0, regRLC_CP_SCHEDULERS); in gfx_v11_0_kiq_setting()
4126 WREG32_SOC15(GC, 0, regRLC_CP_SCHEDULERS, tmp | 0x80); in gfx_v11_0_kiq_setting()
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h6646 #define regRLC_CP_SCHEDULERS … macro
H A Dgc_9_4_2_offset.h5128 #define regRLC_CP_SCHEDULERS … macro
H A Dgc_12_0_0_offset.h7035 #define regRLC_CP_SCHEDULERS … macro
H A Dgc_11_0_3_offset.h11214 #define regRLC_CP_SCHEDULERS … macro
H A Dgc_11_0_0_offset.h10594 #define regRLC_CP_SCHEDULERS … macro