Home
last modified time | relevance | path

Searched refs:regRCC_DWNP_DEV0_2_PCIE_LC_SPEED_CNTL (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_11_0_offset.h8601 #define regRCC_DWNP_DEV0_2_PCIE_LC_SPEED_CNTL … macro
H A Dnbio_7_9_0_offset.h6270 #define regRCC_DWNP_DEV0_2_PCIE_LC_SPEED_CNTL … macro
H A Dnbio_4_3_0_offset.h13904 #define regRCC_DWNP_DEV0_2_PCIE_LC_SPEED_CNTL … macro
H A Dnbio_7_7_0_offset.h6260 #define regRCC_DWNP_DEV0_2_PCIE_LC_SPEED_CNTL … macro
H A Dnbio_7_2_0_offset.h7038 #define regRCC_DWNP_DEV0_2_PCIE_LC_SPEED_CNTL … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/nbif/
H A Dnbif_6_3_1_offset.h7601 #define regRCC_DWNP_DEV0_2_PCIE_LC_SPEED_CNTL … macro