Home
last modified time | relevance | path

Searched refs:regPWRSEQ1_BL_PWM_CNTL (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h7202 #define regPWRSEQ1_BL_PWM_CNTL … macro
H A Ddpcs_4_2_3_offset.h124 #define regPWRSEQ1_BL_PWM_CNTL … macro
H A Ddpcs_4_2_2_offset.h107 #define regPWRSEQ1_BL_PWM_CNTL … macro
H A Ddpcs_4_2_0_offset.h120 #define regPWRSEQ1_BL_PWM_CNTL … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_5_offset.h12324 #define regPWRSEQ1_BL_PWM_CNTL … macro
H A Ddcn_3_5_1_offset.h10446 #define regPWRSEQ1_BL_PWM_CNTL … macro
H A Ddcn_3_5_0_offset.h10467 #define regPWRSEQ1_BL_PWM_CNTL … macro
H A Ddcn_3_1_4_offset.h11568 #define regPWRSEQ1_BL_PWM_CNTL … macro
H A Ddcn_3_1_2_offset.h12459 #define regPWRSEQ1_BL_PWM_CNTL … macro
H A Ddcn_3_1_6_offset.h13055 #define regPWRSEQ1_BL_PWM_CNTL … macro