Home
last modified time | relevance | path

Searched refs:regPWRSEQ0_PANEL_PWRSEQ_DELAY1_BASE_IDX (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h7163 #define regPWRSEQ0_PANEL_PWRSEQ_DELAY1_BASE_IDX … macro
H A Ddpcs_4_2_3_offset.h85 #define regPWRSEQ0_PANEL_PWRSEQ_DELAY1_BASE_IDX … macro
H A Ddpcs_4_2_2_offset.h68 #define regPWRSEQ0_PANEL_PWRSEQ_DELAY1_BASE_IDX … macro
H A Ddpcs_4_2_0_offset.h81 #define regPWRSEQ0_PANEL_PWRSEQ_DELAY1_BASE_IDX … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_5_offset.h12285 #define regPWRSEQ0_PANEL_PWRSEQ_DELAY1_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h10407 #define regPWRSEQ0_PANEL_PWRSEQ_DELAY1_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h10428 #define regPWRSEQ0_PANEL_PWRSEQ_DELAY1_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11529 #define regPWRSEQ0_PANEL_PWRSEQ_DELAY1_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12420 #define regPWRSEQ0_PANEL_PWRSEQ_DELAY1_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13016 #define regPWRSEQ0_PANEL_PWRSEQ_DELAY1_BASE_IDX … macro