Home
last modified time | relevance | path

Searched refs:regPA_SC_BINNER_PERF_CNTL_0_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h365 #define regPA_SC_BINNER_PERF_CNTL_0_BASE_IDX … macro
H A Dgc_9_4_2_offset.h3653 #define regPA_SC_BINNER_PERF_CNTL_0_BASE_IDX … macro
H A Dgc_11_5_0_offset.h5068 #define regPA_SC_BINNER_PERF_CNTL_0_BASE_IDX … macro
H A Dgc_12_0_0_offset.h9220 #define regPA_SC_BINNER_PERF_CNTL_0_BASE_IDX … macro
H A Dgc_11_0_3_offset.h6533 #define regPA_SC_BINNER_PERF_CNTL_0_BASE_IDX … macro
H A Dgc_11_0_0_offset.h6253 #define regPA_SC_BINNER_PERF_CNTL_0_BASE_IDX … macro