Home
last modified time | relevance | path

Searched refs:regOTG3_OTG_STATUS_HV_COUNT (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h8607 #define regOTG3_OTG_STATUS_HV_COUNT macro
H A Ddcn_3_1_5_offset.h9220 #define regOTG3_OTG_STATUS_HV_COUNT macro
H A Ddcn_3_5_1_offset.h7283 #define regOTG3_OTG_STATUS_HV_COUNT macro
H A Ddcn_3_5_0_offset.h7304 #define regOTG3_OTG_STATUS_HV_COUNT macro
H A Ddcn_3_1_4_offset.h8512 #define regOTG3_OTG_STATUS_HV_COUNT macro
H A Ddcn_3_1_2_offset.h9463 #define regOTG3_OTG_STATUS_HV_COUNT macro
H A Ddcn_3_2_1_offset.h8606 #define regOTG3_OTG_STATUS_HV_COUNT macro
H A Ddcn_3_1_6_offset.h9687 #define regOTG3_OTG_STATUS_HV_COUNT macro
H A Ddcn_4_1_0_offset.h9315 #define regOTG3_OTG_STATUS_HV_COUNT macro