Home
last modified time | relevance | path

Searched refs:regOTG3_OTG_COUNT_RESET_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h8612 #define regOTG3_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h9225 #define regOTG3_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h7288 #define regOTG3_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h7309 #define regOTG3_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h8517 #define regOTG3_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h9468 #define regOTG3_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h8611 #define regOTG3_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h9692 #define regOTG3_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h9320 #define regOTG3_OTG_COUNT_RESET_BASE_IDX … macro