Home
last modified time | relevance | path

Searched refs:regOTG2_OTG_V_TOTAL_MID (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h8347 #define regOTG2_OTG_V_TOTAL_MID … macro
H A Ddcn_3_1_5_offset.h8960 #define regOTG2_OTG_V_TOTAL_MID … macro
H A Ddcn_3_5_1_offset.h6995 #define regOTG2_OTG_V_TOTAL_MID … macro
H A Ddcn_3_5_0_offset.h7016 #define regOTG2_OTG_V_TOTAL_MID … macro
H A Ddcn_3_1_4_offset.h8252 #define regOTG2_OTG_V_TOTAL_MID … macro
H A Ddcn_3_1_2_offset.h9201 #define regOTG2_OTG_V_TOTAL_MID … macro
H A Ddcn_3_2_1_offset.h8346 #define regOTG2_OTG_V_TOTAL_MID … macro
H A Ddcn_3_1_6_offset.h9425 #define regOTG2_OTG_V_TOTAL_MID … macro
H A Ddcn_4_1_0_offset.h9021 #define regOTG2_OTG_V_TOTAL_MID … macro