Home
last modified time | relevance | path

Searched refs:regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h8427 #define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL macro
H A Ddcn_3_1_5_offset.h9038 #define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL macro
H A Ddcn_3_5_1_offset.h7081 #define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL macro
H A Ddcn_3_5_0_offset.h7102 #define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL macro
H A Ddcn_3_1_4_offset.h8332 #define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL macro
H A Ddcn_3_1_2_offset.h9281 #define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL macro
H A Ddcn_3_2_1_offset.h8426 #define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL macro
H A Ddcn_3_1_6_offset.h9505 #define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL macro
H A Ddcn_4_1_0_offset.h9109 #define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL macro