Home
last modified time | relevance | path

Searched refs:regOTG2_OTG_INTERRUPT_CONTROL_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h8418 #define regOTG2_OTG_INTERRUPT_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h7072 #define regOTG2_OTG_INTERRUPT_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h7093 #define regOTG2_OTG_INTERRUPT_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h8323 #define regOTG2_OTG_INTERRUPT_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h9272 #define regOTG2_OTG_INTERRUPT_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h8417 #define regOTG2_OTG_INTERRUPT_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h9496 #define regOTG2_OTG_INTERRUPT_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h9100 #define regOTG2_OTG_INTERRUPT_CONTROL_BASE_IDX … macro