Home
last modified time | relevance | path

Searched refs:regOTG2_OTG_COUNT_RESET_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h8400 #define regOTG2_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h9013 #define regOTG2_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h7054 #define regOTG2_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h7075 #define regOTG2_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h8305 #define regOTG2_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h9254 #define regOTG2_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h8399 #define regOTG2_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h9478 #define regOTG2_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h9082 #define regOTG2_OTG_COUNT_RESET_BASE_IDX … macro