Home
last modified time | relevance | path

Searched refs:regOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h8220 #define regOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h8831 #define regOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h6852 #define regOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h6873 #define regOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h8125 #define regOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h9072 #define regOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h8219 #define regOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h9296 #define regOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h8876 #define regOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX … macro