Home
last modified time | relevance | path

Searched refs:regOTG1_OTG_MASTER_UPDATE_LOCK_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h8282 #define regOTG1_OTG_MASTER_UPDATE_LOCK_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h8895 #define regOTG1_OTG_MASTER_UPDATE_LOCK_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h6930 #define regOTG1_OTG_MASTER_UPDATE_LOCK_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h6951 #define regOTG1_OTG_MASTER_UPDATE_LOCK_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h8187 #define regOTG1_OTG_MASTER_UPDATE_LOCK_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h9136 #define regOTG1_OTG_MASTER_UPDATE_LOCK_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h8281 #define regOTG1_OTG_MASTER_UPDATE_LOCK_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h9360 #define regOTG1_OTG_MASTER_UPDATE_LOCK_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h8954 #define regOTG1_OTG_MASTER_UPDATE_LOCK_BASE_IDX … macro