Home
last modified time | relevance | path

Searched refs:regOTG1_OTG_GSL_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h8284 #define regOTG1_OTG_GSL_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h8897 #define regOTG1_OTG_GSL_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h6932 #define regOTG1_OTG_GSL_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h6953 #define regOTG1_OTG_GSL_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h8189 #define regOTG1_OTG_GSL_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h9138 #define regOTG1_OTG_GSL_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h8283 #define regOTG1_OTG_GSL_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h9362 #define regOTG1_OTG_GSL_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h8956 #define regOTG1_OTG_GSL_CONTROL_BASE_IDX … macro