Home
last modified time | relevance | path

Searched refs:regOTG0_OTG_GLOBAL_CONTROL1 (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h8081 #define regOTG0_OTG_GLOBAL_CONTROL1 macro
H A Ddcn_3_1_5_offset.h8694 #define regOTG0_OTG_GLOBAL_CONTROL1 macro
H A Ddcn_3_5_1_offset.h6707 #define regOTG0_OTG_GLOBAL_CONTROL1 macro
H A Ddcn_3_5_0_offset.h6728 #define regOTG0_OTG_GLOBAL_CONTROL1 macro
H A Ddcn_3_1_4_offset.h7986 #define regOTG0_OTG_GLOBAL_CONTROL1 macro
H A Ddcn_3_1_2_offset.h8933 #define regOTG0_OTG_GLOBAL_CONTROL1 macro
H A Ddcn_3_2_1_offset.h8080 #define regOTG0_OTG_GLOBAL_CONTROL1 macro
H A Ddcn_3_1_6_offset.h9157 #define regOTG0_OTG_GLOBAL_CONTROL1 macro
H A Ddcn_4_1_0_offset.h8727 #define regOTG0_OTG_GLOBAL_CONTROL1 macro