Home
last modified time | relevance | path

Searched refs:regOTG0_OTG_COUNT_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h7974 #define regOTG0_OTG_COUNT_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h8587 #define regOTG0_OTG_COUNT_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h6584 #define regOTG0_OTG_COUNT_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h6605 #define regOTG0_OTG_COUNT_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h7879 #define regOTG0_OTG_COUNT_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h8824 #define regOTG0_OTG_COUNT_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h7973 #define regOTG0_OTG_COUNT_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h9048 #define regOTG0_OTG_COUNT_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h8604 #define regOTG0_OTG_COUNT_CONTROL_BASE_IDX … macro