Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM3_MPCC_OGAM_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h5522 #define regMPCC_OGAM3_MPCC_OGAM_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h6979 #define regMPCC_OGAM3_MPCC_OGAM_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h12800 #define regMPCC_OGAM3_MPCC_OGAM_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h12821 #define regMPCC_OGAM3_MPCC_OGAM_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h13887 #define regMPCC_OGAM3_MPCC_OGAM_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h7220 #define regMPCC_OGAM3_MPCC_OGAM_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h5521 #define regMPCC_OGAM3_MPCC_OGAM_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h7440 #define regMPCC_OGAM3_MPCC_OGAM_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h6061 #define regMPCC_OGAM3_MPCC_OGAM_CONTROL_BASE_IDX … macro